代码搜索结果
找到约 10,000 项符合
VHDL 的代码
test.qsf
# Copyright (C) 1991-2006 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any outpu
jfqs_multiplier.qsf
# Copyright (C) 1991-2005 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any
alu.map.qmsg
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Qua
clock.qsf
# Copyright (C) 1991-2005 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any outpu
input.qsf
# Copyright (C) 1991-2005 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any
hdpdeps.ref
V3 32
FL D:/work/vhdl/PBLCD/LCD.VHD 2007/03/18.00:56:53 I.24
EN work/lcd 1174189186 FL D:/work/vhdl/PBLCD/LCD.VHD PB ieee/std_logic_1164 1131108373 \
PB ieee/std_logic_arith 11311
can_top.vhdsim_xlate
can_top.vhdsim_xlate -- generated only for ProjNav status tracking
Simulation Model Target: Generic_VHDL
mc8051_core.prj
#add_file options
add_file -vhdl -lib work "../vhdl/mc8051_p.vhd"
add_file -vhdl -lib work "../vhdl/addsub_cy_.vhd"
add_file -vhdl -lib work "../vhdl/addsub_cy_rtl.vhd"
add_file -vhdl -lib work ".
typedefs.h
#ifndef TYPEDEFS_H
#define TYPEDEFS_H
typedef class vhdl_const *pConst;
typedef class type_range * pTypeRange;
typedef class type *pType;
typedef class sym *pSym;
typedef class node NODE;
#end
square_root_adder.qsf
# Copyright (C) 1991-2006 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any outpu