代码搜索:VHDL
找到约 10,000 项符合「VHDL」的源代码
代码结果 10,000
www.eeworm.com/read/494567/6377630
qmsg prev_cmp_lock.map.qmsg
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0}
www.eeworm.com/read/494567/6377645
qmsg lock.map.qmsg
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0}
www.eeworm.com/read/493986/6386097
gfl importantversion.gfl
# XST (Creating Lso File) :
fsm.lso
# xst flow : RunXST
fsm.syr
fsm.prj
fsm.sprj
fsm.ana
fsm.stx
fsm.cmd_log
fsm.ngc
fsm.ngr
# Implmentation : Translate
__projnav/ngdbuild.err
__projnav/
www.eeworm.com/read/490743/6452386
cdf chain1.cdf
/* Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version */
JedecChain;
FileRevision(JESD32A);
DefaultMfr(6E);
P ActionCode(Cfg)
Device PartName(EP1C6Q240) Path("J:/康芯资料/EDA_VHDL_1C3
www.eeworm.com/read/487908/6501836
txt 将16进制转化为std_logic.txt
VHDL: Converting a Hexadecimal Value to a Standard Logic Vector
This example shows how to convert a hexadecimal value to a std_logic_vector.
It is shown in both VHDL '87 (IEEE Std 1076-1987) and