代码搜索：VHDL

找到约 10,000 项符合「VHDL」的源代码

代码结果 10,000
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/448004/7542043

prj testcnt.prj

vhdl work F:/PUSHPA/cpld_trainer/softwares/UPDOWNCNT_C/testcnt.vhd
·
www.eeworm.com/read/447999/7542240

prj alu_4bit.prj

vhdl work testcnt.vhd vhdl work dflipflop.vhd vhdl work invtr.vhd vhdl work ../../GIRIJA/ALTERApgms/alu_4bit/buff.vhd vhdl work dflip.vhd vhdl work fulladder.vhd vhdl work fbitaddr.vhd vhdl wor
·
www.eeworm.com/read/447390/7553638

udo wave.udo

-- ProjNav VHDL simulation template: wave.udo -- You may edit this file after the line that starts with -- '-- START' to customize your simulation -- START user-defined simulation commands
·
www.eeworm.com/read/447390/7553643

log __projnav.log

Project Navigator Auto-Make Log File ------------------------------------- Project Navigator Auto-Make Log File ------------------------------------- Project Navigator Auto-Make Log File
·
www.eeworm.com/read/445908/7588232

udo test.udo

-- ProjNav VHDL simulation template: Test.udo -- You may edit this file after the line that starts with -- '-- START' to customize your simulation -- START user-defined simulation commands
·
www.eeworm.com/read/442358/7654061

udo hghm.udo

-- ProjNav VHDL simulation template: hghm.udo -- You may edit this file after the line that starts with -- '-- START' to customize your simulation -- START user-defined simulation commands
·
www.eeworm.com/read/439761/7701948

udo top_level_tb.udo

## Project Navigator VHDL simulation template: top_level_tb.udo ## You may edit this file to control your simulation.
·
www.eeworm.com/read/434289/7877148

udo test.udo

-- ProjNav VHDL simulation template: test.udo -- You may edit this file after the line that starts with -- '-- START' to customize your simulation -- START user-defined simulation commands
·
www.eeworm.com/read/298792/7935340

gfl rfid_re.gfl

# xst flow : RunXST swep_fre_summary.html # xst flow : RunXST swep_fre_summary.html # xst flow : RunXST swep_fre_summary.html # XST (Creating Lso File) : swep_fre.lso # Check Syntax swep_fre
·
www.eeworm.com/read/198238/7946416

txt 将16进制转化为std_logic.txt

VHDL: Converting a Hexadecimal Value to a Standard Logic Vector This example shows how to convert a hexadecimal value to a std_logic_vector. It is shown in both VHDL '87 (IEEE Std 1076-1987) and
·