代码搜索：VHDL

找到约 10,000 项符合「VHDL」的源代码

代码结果 10,000
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/375761/9350225

udo test2.udo

-- ProjNav VHDL simulation template: test2.udo -- You may edit this file after the line that starts with -- '-- START' to customize your simulation -- START user-defined simulation commands
·
www.eeworm.com/read/375761/9350256

bak aa.npl.bak

JDF G // Created by Project Navigator ver 1.0 PROJECT aa DESIGN aa DEVFAM virtex2 DEVFAMTIME 1225368784 DEVICE xc2v2000 DEVICETIME 1225368784 DEVPKG bf957 DEVPKGTIME 1225368784 DEVSPEED -4
·
www.eeworm.com/read/375761/9350257

udo test.udo

-- ProjNav VHDL simulation template: test.udo -- You may edit this file after the line that starts with -- '-- START' to customize your simulation -- START user-defined simulation commands
·
www.eeworm.com/read/375761/9350259

udo test3.udo

-- ProjNav VHDL simulation template: test3.udo -- You may edit this file after the line that starts with -- '-- START' to customize your simulation -- START user-defined simulation commands
·
www.eeworm.com/read/375761/9350277

udo test1.udo

-- ProjNav VHDL simulation template: test1.udo -- You may edit this file after the line that starts with -- '-- START' to customize your simulation -- START user-defined simulation commands
·
www.eeworm.com/read/375761/9350279

udo test5.udo

-- ProjNav VHDL simulation template: test5.udo -- You may edit this file after the line that starts with -- '-- START' to customize your simulation -- START user-defined simulation commands
·
www.eeworm.com/read/375761/9350343

log coregen.log

# Xilinx CORE Generator 6.2i # User = Administrator Initializing default project... Loading plug-ins... All runtime messages will be recorded in F:\aa\coregen.log # busformat=BusFormatAngleBracke
·
www.eeworm.com/read/374512/9401123

udo test602.udo

-- ProjNav VHDL simulation template: TEST602.udo -- You may edit this file after the line that starts with -- '-- START' to customize your simulation -- START user-defined simulation commands
·
www.eeworm.com/read/374512/9401140

udo test60.udo

-- ProjNav VHDL simulation template: TEST60.udo -- You may edit this file after the line that starts with -- '-- START' to customize your simulation -- START user-defined simulation commands
·
www.eeworm.com/read/374512/9401330

udo test601.udo

-- ProjNav VHDL simulation template: test601.udo -- You may edit this file after the line that starts with -- '-- START' to customize your simulation -- START user-defined simulation commands
·