代码搜索结果
找到约 10,000 项符合
VHDL 的代码
vhdl.lex
%{
/************** VHDL scanner in LEX format **********
*
* Version 0.2 Wed Aug 11, 1993
*
* This scanner is derived from a scanner of the ALLIANCE CAD toolset,
* release 1.1. That toolset
vhdl.y
/************** Syntax for VHDL in YACC format ******************
*
* Version 0.2 Wed Aug 11, 1993
*
* The original was a VHDL parser description to be used with GMD Compiler
* Tool Box
*
vhdl.v
#############################################################################
# U N R E G I S T E R E D C O P Y
#
# You are on day 6 of your 30 day trial period.
#
# This
fifo.vhdl
-------------------------------------------------------------------------------
--
-- Copyright Jamil Khatib 1999
--
--
-- This VHDL design file is an open design; you can redistribute it and/or
--
jx.vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity Phase_Meter is
Port ( ina : in std_logic;
inb : in std_logic;
clk : in std_logi
vhdl.jsf
# JOE syntax highlight file for VHDL
# Define colors
=Idle
=Comment green
=Constant cyan
=Escape bold cyan
=Keyword bold
=Operator bold
# All following states are for when we're not in a preprocess
vhdl.jsf.in
# JOE syntax highlight file for VHDL
# Define colors
=Idle
=Comment green
=Constant cyan
=Escape bold cyan
=Keyword bold
=Operator bold
# All following states are for when we're not in a preprocess