代码搜索结果

cnt6,count60,counter60.vhd 计数器的图形和VHDL设计

reg4.vhd，reg4_1.vhd,reg8.vhd,add4.gdf,add8.gdf 流水线加法器 mul_8.vhd，mul8.gdf 流水线乘法器 first.vhd,second.vhd 寄存器VHDL优化编码

Max+Plus II使用的基本方法 Max+plus II是一个可以用于CPLD编程的编译环境，支持图形、<mark>VHDL</mark>、Verilog、AHDL等编程方式。可 以对ALTEA公司的逻辑器件进行烧写，是一种比较好用的CPLD编译环境。目前最新版本是10.2，以后不会 有新版本出现了，升级后的软件叫做Quertus II。不过做为学习CPLD的工具，MAX +PLUS足够用了 ...

[Verilog.User Templates] type=folder [VHDL.User Templates] type=folder [ABEL.User Templates] type=folder

Design: 5:27 PM, Sunday, April 12, 2009 Design: Opening design "C:\My Designs\mod5\mod5.adf" Compilation... File: .\src\VHDL code1.vhd Compile Entity "ffT" Entity "ffT" has been skipped - no diff

Compilation... File: .\src\VHDL code1.vhd Compile Entity "ffT" Entity "ffT" has been skipped - no difference detected. Compile Architecture "behav" of Entity "ffT" Compile Entity "AND2" E

106 ~E AND2 c:\my designs\mod5\src\VHDL code1.vhd 20 ~A behav1 c:\my designs\mod5\src\VHDL code1.vhd 27 ~E ffT c:\my designs\mod5\src\VHDL code1.vhd 3 ~A behav c:\my designs\mod5\src\VHDL code1.vhd 7

[Project] Current config=Generic VCS=0 modified=20 [Configurations] Generic=mod5 [Files] /VHDL code1.vhd=4, 0 29997925 4273857950, 0, , , ,

Design: 9:02 PM, Thursday, April 09, 2009 Design: Opening design "c:\my designs\comparator\comparator.adf" Design: Error: C:\My Designs\comparator\src\VHDL code1.vhd cannot be compiled. Compilation

Compilation... File: .\src\VHDL code1.vhd Error: COMP96_0016:VHDL code1.vhd : (1, 1): Design unit declaration expected. Error: COMP96_0016:VHDL code1.vhd : (2, 14): Design unit declaration expe