代码搜索：State Machine

找到约 10,000 项符合「State Machine」的源代码

代码结果 10,000
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/429003/1952137

prj state1.prj

#-- Synplicity, Inc. #-- Version Synplify Pro 8.1 #-- Project file C:\prj\FSM_abc\state1\state1.prj #-- Written on Fri Dec 16 14:50:01 2005 #add_file options add_file -verilog "C:/prj/FSM_abc
·
www.eeworm.com/read/429003/1952138

prd state1.prd

#-- Synplicity, Inc. #-- Version Synplify Pro 8.1 #-- Project file C:\prj\FSM_abc\state1\state1.prd #-- Written on Fri Dec 16 14:50:01 2005 # ### Watch Implementation type ### # watch_impl -a
·
www.eeworm.com/read/429003/1952139

edn state1.edn

(edif state1 (edifVersion 2 0 0) (edifLevel 0) (keywordMap (keywordLevel 0)) (status (written (timeStamp 2005 12 16 15 1 10) (author "Synplicity, Inc.") (program
·
www.eeworm.com/read/429003/1952140

msg state1.msg

@TM:1134715757 @W: BN132 :"":0:0:0:-1|Removing instance o2_22_u, because it is equivalent to instance N_79_i @W: BN132 :"":0:0:0:-1|Removing instance o1_23_u, because it is equivalent to instance
·
www.eeworm.com/read/429003/1952141

plg state1.plg

@P: Worst Slack : -0.346 @P: state1|clk - Estimated Frequency : 433.4 MHz @P: state1|clk - Requested Frequency : 509.9 MHz @P: state1|clk - Estimated Period : 2.307 @P: state1|clk - Requested
·
www.eeworm.com/read/429003/1952144

prf state1.prf

# # Logical Preferences generated for Lucent by Synplify 8.1.0, Build 532R. # # Period Constraints FREQUENCY PORT "clk" 509.9 MHz; # Output Constraints # Input Constraints BLOCK ASYNCPATHS;
·
www.eeworm.com/read/429003/1952147

srr state1.srr

#Program: Synplify Pro 8.1 #OS: Windows_NT $ Start of Compile #Fri Dec 16 15:01:08 2005 Synplicity Verilog Compiler, version 3.1.0, Build 049R, built May 3 2005 Copyright (C) 1994-2005, Synp
·
www.eeworm.com/read/429003/1952148

vif state1.vif

# # Synplicity Verification Interface File # Generated using Synplify-pro # # Copyright (c) 1996-2005 Synplicity, Inc. # All rights reserved # # Set logfile options vif_set_result_file stat
·
www.eeworm.com/read/429003/1952150

srm state1.srm

f "noname"; #file 0 f "noname"; #file 1 f "c:\eda\synplicity\fpga_81\lib\lucent\ec.v"; #file 2 f "c:\prj\fsm_abc\state1\state1.v"; #file 3 VNAME 'LUCENT.OB.PRIM'; # view id 0 VNAME 'LUCENT.IB.PRI
·
www.eeworm.com/read/429003/1952151

vqm state1.vqm

// // Written by Synplify // Synplify 8.1.0, Build 539R. // Fri Dec 16 14:48:22 2005 // // Source file index table: // Object locations will have the form : // file 0 "noname" // f
·