代码搜索结果

/* Verilog Model Created from SCS Schematic pci5632_280.sch Aug 05, 2002 13:06 */ /* Automatically generated by hvveri version 9.3 Release Build1 */ `timescale 1ns/1ns `define LOGIC 1

-- VHDL Model Created from SCS Schematic pci5632_280.sch -- Aug 05, 2002 10:41 -- Automatically generated by vdvhdl version 9.3 Release Build1 library IEEE; use IEEE.std_logic_1164.all; us

ISIS SCHEMATIC DESCRIPTION FORMAT 6.1 ===================================== Design: D:\课程设计\步进电机正反转proteus仿真\步进电机正反转proteus仿真\MOTOR.DSN Doc. no.: Revision: Author: Created: 0

ISIS SCHEMATIC DESCRIPTION FORMAT 6.1 ===================================== Design: F:\工作文件\LCD Programe\T6963C\T6963C(Graphic)\T6963C.DSN Doc. no.: Revision: Author: Cr

Protel Advanced Schematic Annotation Report for 'KIT3V01.Sch' 19:56:04 16-Mar-2009 U? => U1 C? => C1 R? => R1 U? => U2 R?

JDF B // Created by Version 8.3 PROJECT Untitled DESIGN tcd1208_driver Normal DEVKIT M4A5-128/64-10YC ENTRY Schematic/VHDL STIMULUS aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.wdl MODULE counter2p

[General] Default Input=Protel 99SE/DXP Default Output=PADS Logic [Protel 99SE/DXP -> PADS Logic - General] Config File=C:\Program Files\Mentor Graphics\Translators\Schematic\protel2pl.cnv [Prote

ACCEL_ASCII "C:\ttt\22-3.sch" (asciiHeader (asciiVersion 3 0) (timeStamp 2003 7 22 15 59 46) (program "P-CAD 2002 Schematic" "17.00.50") (copyright "Copyright c 1992-2002 Altium Limite

ISIS SCHEMATIC DESCRIPTION FORMAT 6.1 ===================================== Design: D:\a-51新书\book\ex6\6-4\ex6-4.DSN Doc. no.: Revision: Author: Created: 06/04/19 Modi

ISIS SCHEMATIC DESCRIPTION FORMAT 6.1 ===================================== Design: D:\awork\lx\proteus\DA\DAC0808\正弦波\DAC0808ls373正弦波.DSN Doc. no.: Revision: Author: Cr