代码搜索结果

[Desktop Entry] Version=1.0 Encoding=UTF-8 Name=KiCad - CVpcb GenericName[en]=CVpcb - Schema to PCB converter Comment[en]=Schematic to PCB utility MimeType=text/pro; Exec=cvpcb Icon=kicad_cvpcb Type=A

1 General Help=1 1 Installation=2 1 Quick Introduction 1 Quick Introduction=3 1 Control Panel and Editor Windows=4 1 Entering Parameters and Values=5 1 Drawing a Schematic=6 1 Checking the Sche

ISIS SCHEMATIC DESCRIPTION FORMAT 6.1 ===================================== Design: D:\实践\I2C\i2C.DSN Doc. no.: Revision: Author: Created: 08/03/05 Modified: 08/03/06

-- Vhdl test bench created from schematic top.sch - Wed May 16 12:37:26 2007 -- -- Notes: -- 1) This testbench template has been automatically generated using types -- std_logic and std_logic_vec

-- Vhdl test bench created from schematic top.sch - Wed May 30 16:35:15 2007 -- -- Notes: -- 1) This testbench template has been automatically generated using types -- std_logic and std_logic_vec

-- Vhdl test bench created from schematic top.sch - Wed Jun 20 18:34:17 2007 -- -- Notes: -- 1) This testbench template has been automatically generated using types -- std_logic and std_logic_vec

ISIS SCHEMATIC DESCRIPTION FORMAT 6.1 ===================================== Design: G:\ds18b20\ds18b20.DSN Doc. no.: Revision: Author: Created: 08/07/04 Modified: 08/0

ISIS SCHEMATIC DESCRIPTION FORMAT 6.1 ===================================== Design: C:\Documents and Settings\Administrator\桌面\cal+4X4中断键盘\cal_4X4.DSN Doc. no.: Revision: Author:

/* Verilog Model Created from SCS Schematic claadd8s.sch Mar 22, 1996 23:48 */ /* Automatically generated by hvveri version 5.1 */ `timescale 1ns/1ns `define LOGIC 1 `define BIDIR

/* Verilog Model Created from SCS Schematic claadd8s.sch Mar 22, 1996 23:48 */ /* Automatically generated by hvveri version 5.1 */ `timescale 1ns/1ns `define LOGIC 1 `define BIDIR