代码搜索结果

`timescale 100ns/10ns module tb_pwm_ctl; reg rst,mclk,byte_sel,wr_n; reg[7:0] db; wire pwm; test6 u1(.rst(rst),.mclk(mclk),.byte_sel(byte_sel),.wr_n(wr_n),.db(db),.pwm(pwm),.byte_rdy(byte_rdy))

Simulator report for pwm_control Thu Nov 29 19:46:22 2007 Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version --------------------- ; Table of Contents ; --------------------- 1. L

library ieee ; use ieee.STD_LOGIC_1164.ALL ; use ieee.STD_LOGIC_unsigned.ALL ; ENTITY PWM_CONTROL IS PORT( rst,Level,clk,Z_F : IN STD_LOGIC ; z,f,level_display0,level_display1 : OUT STD_

Fitter report for pwm_control Sat Jan 18 23:31:30 2003 Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version --------------------- ; Table of Contents ; --------------------- 1. Lega

Assembler report for pwm_control Sat Jan 18 23:31:50 2003 Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version --------------------- ; Table of Contents ; --------------------- 1. L

-------------------------------------------------------------------------------------- Timing Analyzer Summary --------------------------------------------------------------------------------------

Fitter Status : Successful - Sat Jan 18 23:31:29 2003 Quartus II Version : 7.1 Build 156 04/30/2007 SJ Full Version Revision Name : pwm_control Top-level Entity Name : PWM_CONTROL Family : Cyclone