代码搜索：PWM
找到约 10,000 项符合「PWM」的源代码
代码结果 10,000
www.eeworm.com/read/18054/771965
psp pwm.psp
www.eeworm.com/read/18054/771994
hif pwm.hif
Version 5.0 Build 148 04/26/2005 SJ Full Version
29
1521
OFF
OFF
OFF
OFF
OFF
FV_OFF
VRSM_ON
VHSM_ON
0
# entity
lpm_counter
# case_insensitive
# source_file
e:|altera|quartus50|librarie
www.eeworm.com/read/18054/772040
pin pwm.pin
-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions
-- and other software and tools, and its AMPP partner logic
-- functions,
www.eeworm.com/read/18054/772042
cdf pwm.cdf
/* Quartus II Version 5.0 Build 148 04/26/2005 SJ Full Version */
JedecChain;
FileRevision(JESD32A);
DefaultMfr(6E);
P ActionCode(Cfg)
Device PartName(EPM7128SL84) Path("") File("pwm.pof")
www.eeworm.com/read/18054/772043
qpf pwm.qpf
# Copyright (C) 1991-2005 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any
www.eeworm.com/read/18054/772044
v pwm.v
module pwm(clock,keyin,pwm_out);
input clock;
input [1:0] keyin;
output pwm_out;
reg [20:0] count;
reg [9:0] pwm_count;
reg cnt_chg;
reg pwm_reg;
always @(posedge clock)
www.eeworm.com/read/18054/772047
vhd pwm.vhd
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
ENTITY pwm IS
PORT
(
clk : IN STD_LOGIC;
key : IN STD_LOGIC_VECTOR(1 DOWNTO
www.eeworm.com/read/18322/784091
vhd pwm.vhd
--
-- 本模块的功能是验证实现和PC机进行基本的串口通信的功能。需要在
--PC机上安装一个串口调试工具来验证程序的功能。
-- 程序实现了一个收发一帧10个bit（即无奇偶校验位）的串口控
--制器，10个bit是1位起始位，8个数据位，1个结束
--位。串口的波特律由程序中定义的div_par参数决定，更改该参数可以实
--现相应的波特率。程序当前设定的div_par 的值是0x104， ...
www.eeworm.com/read/18322/784184
bsf pwm.bsf
/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to