代码搜索结果
找到约 10,000 项符合
Logic Analyzer 的代码
setup.scr
/*************************************************************/
/* Script to set up the required veriables for running the */
/* RTL Analyzer Tutorial */
/*
setup_fast.scr
/*************************************************************/
/* Script to set up the required veriables for running the */
/* RTL Analyzer Tutorial */
/*
setup.scr
/*************************************************************/
/* Script to set up the required veriables for running the */
/* RTL Analyzer Tutorial */
/*
setup_fast.scr
/*************************************************************/
/* Script to set up the required veriables for running the */
/* RTL Analyzer Tutorial */
/*
ft_defaultfaultanalyzer.h
/* -*- C++ -*- */
//=============================================================================
/**
* @file FT_DefaultFaultAnalyzer.h
*
* FT_DefaultFaultAnalyzer.h,v 1.2 2003/12/22 01:4
vis.c
/* XMMS - Cross-platform multimedia player
* Copyright (C) 1998-2000 Peter Alm, Mikael Alm, Olle Hallnas, Thomas Nilsson and 4Front Technologies
*
* This program is free software; you can redis
example.cpp
/********************************************************
* Some code. Copyright (C) 2003 by Pascal Massimino. *
* All Rights Reserved. (http://skal.planet-d.net) *
* For Educational/Academi
fpu_arch.vhd
LIBRARY ieee ;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_arith.ALL;
USE ieee.std_logic_misc.ALL;
USE ieee.std_logic_unsigned.ALL;
LIBRARY work;
------------------------------------------------
beep_cup.vhd
--megafunction wizard: %Altera SOPC Builder%
--GENERATION: STANDARD
--VERSION: WM1.0
--Legal Notice: (C)2005 Altera Corporation. All rights reserved. Your
--use of Altera Corporation's design
mux_hopset.vhd
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity mux_hopset is
port(notready:in std_logic;
initial_hopset,normal_hopset:in std_logic_vector(4 downto 0);
h