代码搜索：Key

找到约 10,000 项符合「Key」的源代码

代码结果 10,000
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/161070/10456762

xst key2.xst

set -tmpdir . set -overwrite YES run -ifmt VERILOG -top key2 -p xc2s100-pq208-5 -ifn key2.prj -opt_mode Speed -opt_level 1 -check_attribute_syntax YES -keep_hierarchy No -glob_opt AllClockN
·
www.eeworm.com/read/161070/10456764

prj key1.prj

`timescale 1ns/1ns `include "key1.v" `include "d:/xilinx_webpack/verilog/src/iSE/unisim_comp.v"
·
www.eeworm.com/read/161070/10456775

ngc key2.ngc

·
www.eeworm.com/read/161070/10456782

ngc key1.ngc

·
www.eeworm.com/read/161070/10456784

ut key2.ut

-g PowerupClk:IntOsc -g PDStatusPin:Pullnone -g DrivePDStatus:Yes -w -g Gclkdel0:11111 -g Gclkdel1:11111 -g Gclkdel2:11111 -g Gclkdel3:11111 -g ConfigRate:4 -g CclkPin:PullUp -g M0Pin:Pull
·
www.eeworm.com/read/161070/10456786

dly key1.dly

Release 4.1WP3.x - Par E.33 Copyright (c) 1995-2001 Xilinx, Inc. All rights reserved. Mon Feb 17 16:03:37 2003 File: key1.dly The 20 Worst Net Delays are: ------------------------------- | Max De
·
www.eeworm.com/read/161070/10456793

par key1.par

Release 4.1WP3.x - Par E.33 Copyright (c) 1995-2001 Xilinx, Inc. All rights reserved. Mon Feb 17 16:03:35 2003 par -f _par.rsp Constraints file: key1.pcf Loading design for application par from
·
www.eeworm.com/read/161070/10456795

ut key1.ut

-g PowerupClk:IntOsc -g PDStatusPin:Pullnone -g DrivePDStatus:Yes -w -g Gclkdel0:11111 -g Gclkdel1:11111 -g Gclkdel2:11111 -g Gclkdel3:11111 -g ConfigRate:4 -g CclkPin:PullUp -g M0Pin:Pull
·
www.eeworm.com/read/161070/10456802

par key2.par

Release 4.1WP3.x - Par E.33 Copyright (c) 1995-2001 Xilinx, Inc. All rights reserved. Mon Feb 17 16:04:59 2003 par -f _par.rsp Constraints file: key2.pcf Loading design for application par from
·
www.eeworm.com/read/161070/10456808

_prj key2._prj

insert `timescale 1ns/1ns include include key2.v include d:/xilinx_webpack/verilog/src/iSE/unisim_comp.v
·