代码搜索：Input
找到约 10,000 项符合「Input」的源代码
代码结果 10,000
www.eeworm.com/read/103953/6582267
srm data_input.srm
@E"VRMNFMl;C"RHyVDjCR
"VRob:\ssFoNVlRH#DC\M#$bODHH\0$#b$MD$HV_\(dD\HLP\E8#308P"E8;VRyHRDC4R
V"\o:l8$_Co#HM[#\00C#\N[0o#j\s8O\N_0NHkMb0E3P8R";yDVHC
R.VoR":s\bFNoslHRVD\C##b$MDHHO0#$\$DMbH_V$(Dd\HPL\
www.eeworm.com/read/103953/6582277
srr data_input.srr
$ Start of Compile
#Sun Apr 25 11:00:24 2004
Synplicity VHDL Compiler, version Compilers 7.3, Build 073R, built May 30 2003
Copyright (C) 1994-2002, Synplicity Inc. All Rights Reserved
@N:"G:
www.eeworm.com/read/103953/6582286
ncf data_input.ncf
#
# Constraints generated by Synplify Pro 7.3, Build 170R
#
# Period Constraints
#Begin clock constraints
#End clock constraints
# Output Constraints
# Input Constraints
# Location Con
www.eeworm.com/read/484033/6589497
gif bg_input.gif
www.eeworm.com/read/482107/6627328
gif bg_input.gif
www.eeworm.com/read/479887/6682319
gif input_right.gif
www.eeworm.com/read/479887/6682338
gif input_bg.gif
www.eeworm.com/read/479887/6682340
gif input_left.gif
www.eeworm.com/read/477970/6726833
v input_sw.v
module input_sw (
inv_i,
fft_real_in,
fft_image_in,
fft_real_out,
fft_image_out
);
input inv_i;
input [9:0] fft_real_in, fft_image_in;
output [11:0] fft_real_out, fft_image_out;