代码搜索结果
找到约 10,000 项符合
FPGA 的代码
hextoh.pl
#!/usr/bin/perl -w
print "static const unsigned char fpga_data[] = {\n";
$count = 0;
while ((read STDIN, $byte, 2) && ! eof STDIN) {
print " 0x$byte,";
$count ++;
if (($count % 8) == 0) {
u-boot.lds
/* Linker script for Gaisler Research AB's Template design
* for Altera NIOS Development board Stratix II Edition, EP2S60 FPGA.
*
* (C) Copyright 2008
* Daniel Hellstrom, Gaisler Research, daniel@
fifo存储器举例：(注3).txt
-- A First-in First-out Memory
-- a first-in first out memory, uses a synchronising clock
-- generics allow fifos of different sizes to be instantiated
-- download from: www.fpga.com.cn & www.pld.c
fifo.txt
-- A First-in First-out Memory
-- a first-in first out memory, uses a synchronising clock
-- generics allow fifos of different sizes to be instantiated
-- download from: www.fpga.com.cn & www.pld.c
fifo存储器举例：(注3).txt
-- A First-in First-out Memory
-- a first-in first out memory, uses a synchronising clock
-- generics allow fifos of different sizes to be instantiated
-- download from: www.fpga.com.cn & www.pld.c
fifo存储器举例：(注3).txt
-- A First-in First-out Memory
-- a first-in first out memory, uses a synchronising clock
-- generics allow fifos of different sizes to be instantiated
-- download from: www.fpga.com.cn & www.pld.c
fifo存储器举例：(注3).txt
-- A First-in First-out Memory
-- a first-in first out memory, uses a synchronising clock
-- generics allow fifos of different sizes to be instantiated
-- download from: www.fpga.com.cn & www.pld.c
_info
m255
13
cModel Technology
dE:\ying
vadd_12b
IDEGRUZh^]a785C>dM9F`V2
Vzn
hdllib.ref
EN cov_cnt NULL D:/FPGA实验/实验/实验5_抢答器设计实验程序/抢答器设计实验程序/PREEMPTION/COV_CNT.vhdl sub00/vhpl00
AR seg_disp a D:/FPGA实验/实验/实验5_抢答器设计实验程序/抢答器设计实验程序/PREEMPTION/SEG_DISP.vhd sub00/vhpl11
EN preemption NULL D