代码搜索结果

/* * Driver for Tascam US-X2Y USB soundcards * * FPGA Loader + ALSA Startup * * Copyright (c) 2003 by Karsten Wiese * * This program is free software; you can redi

/* * Driver for Tascam US-X2Y USB soundcards * * FPGA Loader + ALSA Startup * * Copyright (c) 2003 by Karsten Wiese * * This program is free software; you can redi

-- Third Party Package containing functions for Bit_Vector operations -- download from: www.fpga.com.cn & www.pld.com.cn -- Cypress Semiconductor WARP 2.0 -- -- Copyright Cypress Semicondu

-- Chess Clock -- some expressions can not be synthetized,only for Simulation. (such as "AFTER 500 ms") -- download from: www.fpga.com.cn & www.pld.com.cn PACKAGE chesspack IS SUBTYPE hour

# This is a location constraints file for use with the PNDKR-1E FPGA board. # The PNDKR-1E was designed by John Clayton # # Author of this file: John Clayton # Update: Jan. 6, 2003 # # NOTE: To

-- Third Party Package containing functions for Bit_Vector operations -- download from: www.fpga.com.cn & www.pld.com.cn -- Cypress Semiconductor WARP 2.0 -- -- Copyright Cypress Semicondu

-- Chess Clock -- some expressions can not be synthetized,only for Simulation. (such as "AFTER 500 ms") -- download from: www.fpga.com.cn & www.pld.com.cn PACKAGE chesspack IS SUBTYPE hour

-- Third Party Package containing functions for Bit_Vector operations -- download from: www.fpga.com.cn & www.pld.com.cn -- Cypress Semiconductor WARP 2.0 -- -- Copyright Cypress Semicondu

/********************************************************************************/ /* 本程序用来测试Xilinx Virtex II Pro系列FPGA MGT通信的性能 */ /* 本程序在c6416的环境下运行通过，CCS版本2.20.03

/* Batch file for Synth use "fpga_shell -f this_filename" */ /* String for top level of design - use all lowercase! */ /* Signal names are case sensitive in ZyCAD but not VHDL! */ TOP=top_spim des