代码搜索：FPGA加速

找到约 10,000 项符合「FPGA加速」的源代码

代码结果 10,000
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/340400/12162987

ucf pndkr_1e.ucf

# This is a location constraints file for use with the PNDKR-1E FPGA board. # The PNDKR-1E was designed by John Clayton # # Author of this file: John Clayton # Update: Jan. 6, 2003 # # NOTE: To
·
www.eeworm.com/read/149607/12362904

txt cpu_3rd_package.txt

-- Third Party Package containing functions for Bit_Vector operations -- download from: www.fpga.com.cn & www.pld.com.cn -- Cypress Semiconductor WARP 2.0 -- -- Copyright Cypress Semicondu
·
www.eeworm.com/read/149607/12362949

txt chess_clock.txt

-- Chess Clock -- some expressions can not be synthetized,only for Simulation. (such as "AFTER 500 ms") -- download from: www.fpga.com.cn & www.pld.com.cn PACKAGE chesspack IS SUBTYPE hour
·
www.eeworm.com/read/125698/14470277

txt cpu_3rd_package.txt

-- Third Party Package containing functions for Bit_Vector operations -- download from: www.fpga.com.cn & www.pld.com.cn -- Cypress Semiconductor WARP 2.0 -- -- Copyright Cypress Semicondu
·
www.eeworm.com/read/120636/14796128

c rio.c

/********************************************************************************/ /* 本程序用来测试Xilinx Virtex II Pro系列FPGA MGT通信的性能 */ /* 本程序在c6416的环境下运行通过，CCS版本2.20.03
·
www.eeworm.com/read/208860/15234005

ds mips.ds

/* Batch file for Synth use "fpga_shell -f this_filename" */ /* String for top level of design - use all lowercase! */ /* Signal names are case sensitive in ZyCAD but not VHDL! */ TOP=top_spim des
·
www.eeworm.com/read/15240/438815

ml300 readme.ml300

Xilinx ML300 platform ===================== 0. Introduction --------------- The Xilinx ML300 board is based on the Virtex-II Pro FPGA with integrated AMCC PowerPC 405 core. The board is normally boo
·
www.eeworm.com/read/17071/710283

ml300 readme.ml300

Xilinx ML300 platform ===================== 0. Introduction --------------- The Xilinx ML300 board is based on the Virtex-II Pro FPGA with integrated AMCC PowerPC 405 core. The board is normally boo
·
www.eeworm.com/read/494783/1152702

ml300 readme.ml300

Xilinx ML300 platform ===================== 0. Introduction --------------- The Xilinx ML300 board is based on the Virtex-II Pro FPGA with integrated AMCC PowerPC 405 core. The board is normally boo
·
www.eeworm.com/read/489559/1216894

ml300 readme.ml300

Xilinx ML300 platform ===================== 0. Introduction --------------- The Xilinx ML300 board is based on the Virtex-II Pro FPGA with integrated AMCC PowerPC 405 core. The board is normally boo
·