代码搜索结果

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0}

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0}

005Computer Data Structures 010Introduction to Data Structures 023Fundamentals of Data Structures 034The Design and Analysis of Computer Algorithms 050Introduction to Numerical Analysis 067Numeri

FLOWTYPE = FPGA; ############################################################### ## Filename: fast_runtime.opt ## ## Option File For Xilinx FPGA Implementation Flow for Fast ## Runtime. ## ## Version

%function [ x1,y1 ] = ray(nd ,qifs) function [ mag ] = ray(nd ,qifs) if exist('ftype')~=1, ftype =0; end; % check if filter type is defined if ftype==0 % define a frequency vector and a

(ExpressProject "" (ProjectType "UNKNOWN") (Folder "Design Resources" (Folder "Library") (File ".\29as21.dsn" (Type "Schematic Design")) (BuildFileAddedOrDeleted "x")

Fitter report for jtd Wed Jan 10 13:28:44 2007 Version 5.1 Build 176 10/26/2005 SJ Full Version --------------------- ; Table of Contents ; --------------------- 1. Legal Notice 2. Fitt

Analysis & Synthesis report for jtd Wed Jan 10 13:28:40 2007 Version 5.1 Build 176 10/26/2005 SJ Full Version --------------------- ; Table of Contents ; --------------------- 1. Legal Not

Release 9.2.04i Map J.40 Xilinx Map Application Log File for Design 'eccGen256byte' Design Information ------------------ Command Line : d:\Xilinx92i\bin\nt\map.exe -ise E:/work/store/FPGA/eccGen2

SDR SDRAM Controller VHDL Reference Design version 1.1. This readme files describes the contents of each directory of the SDR SDRAM Controller reference design version 1.1. File/Directory