代码搜索结果

Lattice Place and Route Report for Design "uart_map.ncd" Fri Jul 07 14:17:03 2006 PAR: Place And Route ispLever_v51_Prod_Build (38). Command line: d:/ispTOOLS5_1/ispfpga\bin\nt\par -f uart.p2t ua

To view firmware design notes for the Protocol Master Tutorial, run the Protocol Master Tutorial.bat file under \PSoC Designer\Examples\CYWUSB6953\Docs. The design notes are in HTML format.

#include //预处理文件里面定义了特殊寄存器的名称如P1口定义为P1 void main(void) { //定义花样数据 const unsigned char design[32]={0xFF,0xFE,0xFD,0xFB,0xF7,0xEF,0xDF,0xBF,0x7F, 0x7F

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0}

************************************************************************* Readme File for Smart Card Reader Created: 11/06/03 SL ****************************************************************

------------------------------------------------------------ Design Hierarchy Report for 电源电路.PRJPCB -- 2008-4-4 -- 18:48:01 ------------------------------------------------------------ chafang

Release 6.2i Map G.28 Xilinx Mapping Report File for Design 'ex3' Design Information ------------------ Command Line : C:/Xilinx/bin/nt/map.exe -intstyle ise -p xc3s200-ft256-4 -cm area -pr b -k 4

Sample Waveforms for COMPARE.vhd Sample behavioral waveforms for design file COMPARE.vhd The following waveforms show t

/*************************************************************************** * * * FILE: FONTS.C

SignalCompiler report D:\my_eda3\m\m_DspBuilder_Report.html SignalCompiler report Use the right-click mouse button to naviguate