代码搜索结果

servicepack1.exe 说明文档 Problems fixed in Protel 99 Service Pack 1 -------------------------------------------------------------------------------- Design Explorer can

Release 8.2.03i Map I.34 Xilinx Mapping Report File for Design 'LCD1602' Design Information ------------------ Command Line : C:\Xilinx\bin\nt\map.exe -ise C:/Xilinx/spartan 3E/jupiter/LCD/LCD.ise

function vtb5 % VTB5 % % VTB5_1 Transmissibility ratio of a SDOF system. % VTB5_2 Base excitation force transmissibility for a SDOF system. % VTB5_3 Normalized magnitude of the primary mass for absorb

# Xilinx CORE Generator 6.1i # Username = Administrador # COREGenPath = C:\Winapp\Xilinx\coregen # ProjectPath = E:\VHDL\PFCarrera\FPGA\Coregen # ExpandedProjectPath = E:\VHDL\PFCarrera\FPGA\Coreg

// ***************************************************************************** // ***************************************************************************** // DefInComponent.cpp // // Functions

// ***************************************************************************** // ***************************************************************************** // LefInMacro.cpp // // Functions to h

ERROR: Line 32: COMPONENT NOPHYSONLY: The instance was not found in the existing design. This instance has been ignored. ERROR: Line 55: PIN NOPHYSONLY: The terminal was not found in the existing desi

G:\MAJOR\DESIGN\摇棒\TESTHW.OBJ TO G:\MAJOR\DESIGN\摇棒\TESTHW RS(256)

Lattice Place and Route Report for Design "getpcmdata_map.ncd" Fri Jun 20 12:08:52 2008 PAR: Place And Route ispLever_v70_Prod_Build (55). Command line: D:/ispTOOLS7_0/ispfpga\bin\nt\par -f get

;========================================================================= ; Copyright : Cypress Semiconductor Corp, 2000. ;------------------------------------------------------------------------