代码搜索:Controller

找到约 10,000 项符合「Controller」的源代码

代码结果 10,000
www.eeworm.com/read/469685/6925269

m pid_controller.m

function varargout = PID_Controller(varargin) global sys_tf sys_ss sys_fd_P sys_fd_PD sys_fd_PI sys_fd_PID global a_dou b_dou c_dou d_dou global sys_final_P sys_final_PI sys_final_PD sys_final_PI
www.eeworm.com/read/468005/6997833

uv2 controller.uv2

### uVision2 Project, (C) Keil Software ### Do not modify ! Target (Target 1), 0x0000 // Tools: 'MCS-51' Group (C FILE) Group (H FILE) File 1,1, 0x0 File 2,5,
www.eeworm.com/read/468005/6997847

bak controller_opt.bak

### uVision2 Project, (C) Keil Software ### Do not modify ! cExt (*.c) aExt (*.s*; *.src; *.a*) oExt (*.obj) lExt (*.lib) tExt (*.txt; *.h; *.inc) pExt (*.plm) CppX (*.cpp) DaveTm {
www.eeworm.com/read/465636/7050947

mpf spi_controller.mpf

; ; Copyright Model Technology, a Mentor Graphics Corporation company 2004, ; All rights reserved. ; [Library] std = $MODEL_TECH/../std ieee = $MODEL_TECH/../ieee verilog = $MODEL_TECH/../ver
www.eeworm.com/read/303375/7090095

uv2 controller.uv2

### uVision2 Project, (C) Keil Software ### Do not modify ! Target (Target 1), 0x0000 // Tools: 'MCS-51' Group (Source Group 1) File 1,1, 0x0 File 1,2,
www.eeworm.com/read/303375/7090096

m51 controller.m51

BL51 BANKED LINKER/LOCATER V5.03 02/10/2004 11:06:33 PAGE 1 BL51 BANKED LINKER/LOCATER V5.03, INVOKED BY: C:\KEIL\C51\BIN\BL51.EXE zlg500
www.eeworm.com/read/303375/7090107

bak controller_opt.bak

### uVision2 Project, (C) Keil Software ### Do not modify ! cExt (*.c) aExt (*.s*; *.src; *.a*) oExt (*.obj) lExt (*.lib) tExt (*.txt; *.h; *.inc) pExt (*.plm) CppX (*.cpp) DaveTm {
www.eeworm.com/read/462994/7190862

bsf test_controller.bsf

/* WARNING: Do NOT edit the input and output ports in this file in a text editor if you plan to continue editing the block that represents it in the Block Editor! File corruption is VERY likely to
www.eeworm.com/read/462994/7190868

vhd test_controller.vhd

library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_ARITH.all; use IEEE.std_logic_UNSIGNED.all; entity Test_Controller is port ( --以下是引脚信号 CLK :IN STD_LOGIC; --系统时钟