代码搜索：CPLD FPGA

找到约 10,000 项符合「CPLD FPGA」的源代码

代码结果 10,000
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/423555/10549594

qmsg serial.map.qmsg

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0} { "I
·
www.eeworm.com/read/275188/10830668

mhs system.mhs

############################################################################### # Created by Base System Builder Wizard for Xilinx EDK 7.1 Build EDK_H.10.2 # Sun Jan 30 20:49:17 2005 # Target Board:
·
www.eeworm.com/read/275188/10830733

mhs system.mhs

# ############################################################################## # Created by Base System Builder Wizard for Xilinx EDK 7.1 Build EDK_H.10.2 # Sun Jan 30 20:49:17 2005 # Target Boar
·
www.eeworm.com/read/418434/10945574

qmsg segment2.map.qmsg

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 0
·
www.eeworm.com/read/418434/10945880

qmsg prev_cmp_flow_led.qmsg

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 0
·
www.eeworm.com/read/454461/6953143

qmsg segment2.map.qmsg

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 0
·
www.eeworm.com/read/202633/7125045

cmd_log can_top.cmd_log

xst -intstyle ise -ifn __projnav/can_top.xst -ofn can_top.syr xst -intstyle ise -ifn __projnav/can_top.xst -ofn can_top.syr ngdbuild -intstyle ise -dd e:\program\fpga_program\for_fpga\can\ise\canbus
·
www.eeworm.com/read/448006/7541961

lfp bcd_7seg.lfp

# begin LFP file G:\vijay_FPGA_LAB\bcd_7seg\bcd_7seg.lfp designfile bcd_7seg.ngd IO_GROUP "dis_out" ; IO_GROUP "count" ; NET "dis_out" IO_GROUP="dis_out" ; NET "dis_out" IO_GROUP="dis_ou
·
www.eeworm.com/read/448004/7542165

log coregen.log

# Xilinx CORE Generator 6.3i # User = Administrator Initializing default project... Loading plug-ins... All runtime messages will be recorded in G:\vijay_FPGA_LAB\bcd_cntr\coregen.log # busformat
·
www.eeworm.com/read/447999/7542248

lfp alu_4bit.lfp

# begin LFP file G:\vijay_FPGA_LAB\4bit_alu\alu_4bit.lfp designfile alu_4bit.ngd IO_GROUP "sout" IO_GROUP="alu_4bit" ; IO_GROUP "dis_out" IO_GROUP="alu_4bit" ; IO_GROUP "bin" IO_GROUP="alu_4bit" ;
·