代码搜索结果
找到约 10,000 项符合
ARM 的代码
arm.udo
-- ProjNav VHDL simulation template: arm.udo
-- You may edit this file after the line that starts with
-- '-- START' to customize your simulation
-- START user-defined simulation commands
arm.ant
// E:\ISE6.1\TST
// Verilog Annotation Test Bench created by
// HDL Bencher 6.1i
// Sun May 06 09:28:57 2007
`timescale 1ns/1ns
`define F_ASSERT 2
`define s3 3
`define N 5
`define IF1 2
`
arm.tfw
// E:\ISE6.1\TST
// Verilog Test fixture created by
// HDL Bencher 6.1i
// Sun May 06 09:28:57 2007
//
// Notes:
// 1) This test fixture has been automatically generated from
// your Test Be
arm.fdo
## NOTE: Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Sun May 06 09:28:58 中国标准时间 2007
##
vlib work
vlog my_dcm1.v
vlog rom.v
vlog armtst.v
vlog arm.tfw
vlog C:/Xi
arm.scatter
LOAD_ROM 0x0000000
{
ER_INIT 0x0c00000
{
Init (+RO)
}
ER_ROM +0
{
.ANY(+RO)
}
DATABLACK
{
RamData (