代码搜索结果

/************* Code Composer V1 Project Data ******************** The following section contains data generated by Code Composer to store project information like build options, source filenames

module ADC(Din,clk,R_nC,nCS,Dout,trans); //Din:AD输出的16位数据，即FPGA接收到的数据 //clk:时钟信号 //R_nC:读/转换信号 //nCS:片选信号 //Dout:输出的数据 //trans:数据输出信号，下降沿数据有效 input clk; input

[ProjectWorkspace] ptn_Child1=Frames [ProjectWorkspace.Frames] ptn_Child1=ChildFrames [ProjectWorkspace.Frames.ChildFrames] ptn_Child1=Document-0 ptn_Child2=Document-1 ptn_Child3=Document-2 pt

# Copyright (C) 1991-2006 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any outpu

# Copyright (C) 1991-2006 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any outpu

/* WARNING: Do NOT edit the input and output ports in this file in a text editor if you plan to continue editing the block that represents it in the Block Editor! File corruption is VERY likely to

Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version 35 1734 OFF OFF OFF OFF OFF FV_OFF Level2 0 0 VRSM_ON VHSM_ON 0 -- Start Partition -- -- End Partition -- -- Start Libr