代码搜索:ACTEL A3P060 PDF
找到约 10,000 项符合「ACTEL A3P060 PDF」的源代码
代码结果 10,000
www.eeworm.com/read/492682/6418910
ini modelsim.ini
[Library]
others = $MODEL_TECH/../modelsim.ini
fusion = $MODEL_TECH/../actel/vlog/fusion
syncad_vhdl_lib = C:\Libero8.1\Designer/lib/actel/syncad_vhdl_lib
[vcom]
VHDL93 = 1
[vsim]
www.eeworm.com/read/492682/6418912
sav modelsim.ini.sav
[Library]
others = $MODEL_TECH/../modelsim.ini
fusion = $MODEL_TECH/../actel/vlog/fusion
syncad_vhdl_lib = C:\Libero8.1\Designer/lib/actel/syncad_vhdl_lib
[vcom]
VHDL93 = 1
[vsim]
I
www.eeworm.com/read/409884/11308277
ini modelsim.ini
[Library]
others = $MODEL_TECH/../modelsim.ini
fusion = D:/Actel/Libero/Libero_v8.4/Designer/lib/modelsim/precompiled/vlog/fusion
proasic3 = D:/Actel/Libero/Libero_v8.4/Designer/lib/modelsim/
www.eeworm.com/read/409884/11308278
sav modelsim.ini.sav
[Library]
others = $MODEL_TECH/../modelsim.ini
fusion = D:/Actel/Libero/Libero_v8.4/Designer/lib/modelsim/precompiled/vlog/fusion
proasic3 = D:/Actel/Libero/Libero_v8.4/Designer/lib/modelsim/
www.eeworm.com/read/409880/11308405
sav modelsim.ini.sav
[Library]
others = $MODEL_TECH/../modelsim.ini
fusion = D:/Actel/Libero/LIBERO~1.4/Designer/lib/modelsim/precompiled/vlog/fusion
syncad_vhdl_lib = D:\Actel\Libero\LIBERO~1.4\Designer/lib/
www.eeworm.com/read/424889/10403210
prj uart_test_syn.prj
#add_file options
add_file -verilog "E:/所有其他/安装文件/FPGA/actel/实验例程/UART/hdl/rec.v"
add_file -verilog "E:/所有其他/安装文件/FPGA/actel/实验例程/UART/hdl/send.v"
add_file -verilog "E:/所有其他/安装文件/FPGA/actel/实验例程/UA
www.eeworm.com/read/430277/6290798
srr uart_test.srr
#Build: Synplify 9.0.2A2, Build 250R, Feb 20 2008
#install: C:\Libero\Synplify\Synplify_902A2
#OS: Windows XP 5.1
#Hostname: JIANGYICHENG
#Implementation: synthesis
#Sat Jul 05 08:23:26 2008
www.eeworm.com/read/492682/6418938
tcl hdlsynchk.tcl
check_hdl -file "C:/Actel_lab/LCD_1602/hdl/LCD_Top.v" -language verilog -library work -family Fusion -verbose no
www.eeworm.com/read/424889/10403117
ini modelsim.ini
[Library]
others = $MODEL_TECH/../modelsim.ini
proasic3 = $MODEL_TECH/../actel/vlog/proasic3
syncad_vhdl_lib = E:\Libero\Designer/lib/actel/syncad_vhdl_lib
[vcom]
VHDL93 = 1
www.eeworm.com/read/424889/10403125
sav modelsim.ini.sav
[Library]
others = $MODEL_TECH/../modelsim.ini
proasic3 = $MODEL_TECH/../actel/vlog/proasic3
syncad_vhdl_lib = D:\Actel\Libero7.3\Designer/lib/actel/syncad_vhdl_lib
[vcom]
VHD