代码搜索:时钟提取

找到约 10,000 项符合「时钟提取」的源代码

代码结果 10,000
www.eeworm.com/read/39267/1127588

vhd div248.vhd

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity div248 is port(clk:in std_logic;------时钟 div2:out std_logic;-----输出2分频信号 div4:out std_logic;-----输出4分
www.eeworm.com/read/181215/5277758

c 25045.c

#ifndef __25045_H__ #define __25045_H__ #include #include "hal.h" sbit SO = P1 ^ 1;/*25045输出*/ sbit SI = P1 ^ 3;/*25045输入*/ sbit SCK = P1 ^ 2;/*25045时钟*/ sbit CS = P1 ^
www.eeworm.com/read/347593/3167464

h user.h

#ifndef USER_H #define USER_H #define FREQUENCY 12000000 /*晶振频率或系统基本时钟*/ #define AD_point 128 #define TO0_TIMES 5 #define SET_TCNT0 TCNT0=125 #define SET_TCNT2 TCNT2=125//FREQUENCY/3/5
www.eeworm.com/read/328695/3437097

vhd clk_1hz.vhd

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity clk_1hz is port( clk10k:in std_logic; ------时钟信号10khZ clk1hz:out std_logic); -----频率信号输出1Hz
www.eeworm.com/read/328695/3439538

vhd div248.vhd

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity div248 is port(clk:in std_logic;------时钟 div2:out std_logic;-----输出2分频信号 div4:out std_logic;-----输出4分
www.eeworm.com/read/321071/3540182

c 25045.c

#ifndef __25045_H__ #define __25045_H__ #include #include "hal.h" sbit SO = P1 ^ 1;/*25045输出*/ sbit SI = P1 ^ 3;/*25045输入*/ sbit SCK = P1 ^ 2;/*25045时钟*/ sbit CS = P1 ^
www.eeworm.com/read/291346/3967254

c 25045.c

#ifndef __25045_H__ #define __25045_H__ #include #include "hal.h" sbit SO = P1 ^ 1;/*25045输出*/ sbit SI = P1 ^ 3;/*25045输入*/ sbit SCK = P1 ^ 2;/*25045时钟*/ sbit CS = P1 ^
www.eeworm.com/read/444112/1736378

asm ckock1.asm

;第七部分:DS12C887时钟实验 ;文件名称:DS12887_1.ASM 时间读,写实验 NAME DS12887_1 $NOLIST $INCLUDE(LJD_2008.INC) $INCLUDE(LCD.INC) $LIST ;------------------------------------------------------- SECOND_BUFFER
www.eeworm.com/read/427629/1969381

v keyscan.v

//4X4键盘扫描防抖电路 module keyScan( rst, //异步复位 clk, //1k时钟输入 keyIn, //键盘读入 scan, //扫描输出 keyPressed, //按键有?输出 code); //编码输出0-f 对应SW0--SWF input rst,clk; input [3:0] keyI
www.eeworm.com/read/475860/6767736

asm adc0832-1602lcd.asm

AD_CLK EQU P1.0 ;ADC0832 时钟端 AD_DAT EQU P1.1 ;ADC0832 数据端 AD_CS EQU P3.4 ;ADC0832 片选信号 LCD_RS EQU P2.0 ;LCD 数据/命令选择端