搜索结果

找到约 846 项符合 set-top 的查询结果

其他 Aircrack-ng is an 802.11 WEP and WPA-PSK keys cracking program that can recover keys once enough dat

Aircrack-ng is an 802.11 WEP and WPA-PSK keys cracking program that can recover keys once enough data packets have been captured. It implements the standard FMS attack along with some optimizations like KoreK attacks, as well as the all-new PTW attack, thus making the attack much faster compared to ...
https://www.eeworm.com/dl/534/466392.html
下载: 82
查看: 1104

数据库系统 Run following Matlab commands to make sure the installation worked correctly. Unlike query function

Run following Matlab commands to make sure the installation worked correctly. Unlike query function, filterdb does not load all waveforms to memory but returns filtered database object. This is useful when the resulting set of the query is too big to fit in memory. Consequent calls to read function ...
https://www.eeworm.com/dl/523/467570.html
下载: 52
查看: 1038

matlab例程 Written for engineering and computer science students and practicing engineers, this book provides t

Written for engineering and computer science students and practicing engineers, this book provides the fundamental applications and mathematical techniques of signal processing. Topics covered include programming in MATLAB, filters, networking, and parallel processing. MATLAB is introduced and use ...
https://www.eeworm.com/dl/665/470886.html
下载: 135
查看: 1055

通讯/手机编程 QualNet Sensor Networks Library QualNet’s new Sensor Networks Library is a much awaited feature

QualNet Sensor Networks Library QualNet’s new Sensor Networks Library is a much awaited feature set that supports the IEEE 802.15.4 standard, otherwise known as Zigbee. Zigbee networks are Wireless Personal Area Networks (WPANs) that are defi ned by a low data rate, long battery life, and secure ne ...
https://www.eeworm.com/dl/527/471567.html
下载: 141
查看: 1035

VHDL/FPGA/Verilog RS_latch using vhdl, When using static gates as building blocks, the most fundamental latch is the

RS_latch using vhdl, When using static gates as building blocks, the most fundamental latch is the simple SR latch, where S and R stand for set and reset. It can be constructed from a pair of cross-coupled NOR (Not OR) logic gates. The stored bit is present on the output marked Q. Normally, in stor ...
https://www.eeworm.com/dl/663/471663.html
下载: 145
查看: 1070

Linux/Unix编程 un the configuration script ---------------------------- In the CGIs directory there is a config

un the configuration script ---------------------------- In the CGIs directory there is a configure.s and a configure.bat file. Run this file after you ve moved the CGIs directory to it s desired location. The configure script will create a file nammed apache.conf. Append this file the the ...
https://www.eeworm.com/dl/619/471785.html
下载: 192
查看: 1035

Linux/Unix编程 wireless tools: used to manipulate the Wireless Extensions. The Wireless Extensions is an interface

wireless tools: used to manipulate the Wireless Extensions. The Wireless Extensions is an interface allowing you to set Wireless LAN specific parameters and get the specific stats. It also contains the IfRename package, used for advance renaming of network interfaces. We have cross compile to arm li ...
https://www.eeworm.com/dl/619/471864.html
下载: 108
查看: 1039

Java编程 购物车系统中的名牌产品类,private Integer id private String enName private String cnName private String

购物车系统中的名牌产品类,private Integer id private String enName private String cnName private String smallPhoto private String bigPhoto private String description private Set products = new HashSet(0)
https://www.eeworm.com/dl/633/472980.html
下载: 105
查看: 1028

Java编程 购物车系统中的级别类

购物车系统中的级别类,private Integer id private String cname private Integer parentid private String description private Blob photo private Short ctype private Set products = new HashSet(0) private Set normses = new HashSet(0)
https://www.eeworm.com/dl/633/472982.html
下载: 156
查看: 1036

VHDL/FPGA/Verilog This paper describes a bus mastering implementation of the PCI Express protocol using a Xilinx FPGA.

This paper describes a bus mastering implementation of the PCI Express protocol using a Xilinx FPGA. While the theoretical peak performance of PCI Express is quite high, attaining that performance is a complex endeavor on top of an already complex protocol. The implementation is described and its pe ...
https://www.eeworm.com/dl/663/473634.html
下载: 77
查看: 1075