搜索结果
找到约 662 项符合
powered-up 的查询结果
通讯/手机编程 Make sure your GPS hardware is setup correctly using the GPS control panel in Settings. Once
Make sure your GPS hardware is setup correctly using the
GPS control panel in Settings.
Once you have your GPS set up, you need to Build and Run the GpsSample
to see it work.
VHDL/FPGA/Verilog Verilog HDL: Magnitude For a vector (a,b), the magnitude representation is the following: A c
Verilog HDL: Magnitude
For a vector (a,b), the magnitude representation is the following:
A common approach to implementing these arithmetic functions is to use the Coordinate Rotation Digital Computer (CORDIC) algorithm. The CORDIC algorithm calculates the trigonometric functions of sine, cosine ...
软件设计/软件工程 When the P89LPC90x is in programming mode all pins that are not used for programming are tri-stated.
When the P89LPC90x is in programming mode all pins that are not used for programming are tri-stated. During
programming mode the reset pin has a weak pull-up resistor.
单片机开发 《多传感器数据融合手册》 《Handbook of Multisensor Data Fusion》 作者: David L. Hall 定价: USD 199.95 出版社: CRC 出版
《多传感器数据融合手册》
《Handbook of Multisensor Data Fusion》
作者: David L. Hall
定价: USD 199.95
出版社: CRC
出版年: 2001-06-20
简介 · · · · · ·
Multisensor data fusion is an emerging technology with important applications in both the military and civilian sectors, such as target re ...
Linux/Unix编程 WAP服务器
WAP服务器，支持UP新势力套餐实时同步接口
其他书籍 The ability to write efficient, high-speed arithmetic routines ultimately depends upon your knowled
The ability to write efficient, high-speed arithmetic routines ultimately depends
upon your knowledge of the elements of arithmetic as they exist on a computer. That
conclusion and this book are the result of a long and frustrating search for
information on writing arithmetic routines for real-time ...
VHDL/FPGA/Verilog This leon3 design is tailored to the Altera NiosII Startix2 Development board, with 16-bit DDR SDR
This leon3 design is tailored to the Altera NiosII Startix2
Development board, with 16-bit DDR SDRAM and 2 Mbyte of SSRAM.
As of this time, the DDR interface only works up to 120 MHz.
At 130, DDR data can be read but not written.
NOTE: the test bench cannot be simulated with DDR enabled
because ...
VHDL/FPGA/Verilog Spartan 3 Digilent Demo:This demo drives the perphrials on the Spartan 3 board. This drives a simple
Spartan 3 Digilent Demo:This demo drives the perphrials on the Spartan 3 board. This drives a simple pattern to the VGA port, connects the switches to the LEDs, buttons to each anode of the seven segment decoder. The seven segment decoder has a simple counter running on it, and when SW0 is in the up ...
微处理器开发 This a simple bootloader for AT91SAM7{S,X}{64,128,256} processors. It permits you to download new c
This a simple bootloader for AT91SAM7{S,X}{64,128,256} processors. It
permits you to download new code to the device over USB. This bootrom is
installed at address 0x00000000 in the ARM, which means that it is the
first piece of code to execute after reset. At startup, it waits for
a few seconds to ...
汇编语言 IO 驱动 LCD , *** *** *** *** *** *** *** *** FILE NAME: IO_LCD MCU: HT46R22 MASK OPTION: WAKE-U
IO 驱动 LCD , *** *** *** *** *** *** *** ***
FILE NAME: IO_LCD
MCU: HT46R22
MASK OPTION: WAKE-UP: PA6,PA7
PULL-HIGH: PA,PB,PC
IIC: DISABLE
PFD: DISABLE
PWM: DISABLE
WDT: ENABLE
CLRWDT: ONE
WDT CLOCK SOURCE: T1
WDT TIME OUT SELECT: WDT CLOCK SOURCE/32768
LVR: DISABLE
OSC: CRYSTAL
SYSVO ...