欢迎来到虫虫开发者社区 — 百万工程师技术资源

Verilog HDL: Magnitude For a vector (a,b), the magnitude representation is the following: A c

VHDL/FPGA/Verilog 13 K 127 次下载

资源详细信息

文件格式
ZIP
文件大小
13 K
资源分类
上传者
发布时间
下载统计
127
所需积分
2 积分

Verilog HDL: Magnitude For a vector (a,b), the magnitude representation is the following: A c - 资源详细说明

Verilog HDL: Magnitude For a vector (a,b), the magnitude representation is the following: A common approach to implementing these arithmetic functions is to use the Coordinate Rotation Digital Computer (CORDIC) algorithm. The CORDIC algorithm calculates the trigonometric functions of sine, cosine, magnitude, and phase using an iterative process. It is made up of a series of micro-rotations of the vector by a set of predetermined constants, which are powers of two. Using binary arithmetic, this algorithm essentially replaces multipliers with shift and add operations. In a Stratix™ device, it is possible to calculate some of these arithmetic functions directly, without having to implement the CORDIC algorithm.

Verilog HDL: Magnitude For a vector (a,b), the magnitude representation is the following: A c - 源码文件列表

立即下载 Verilog HDL: Magnitude For a

提示:下载后请用压缩软件解压,推荐使用 WinRAR 或 7-Zip

下载说明与使用指南

下载说明

  • 本资源需消耗 2积分
  • 24小时内重复下载不扣分
  • 支持断点续传功能
  • 资源永久有效可用

使用说明

  • 下载后使用解压软件解压
  • 推荐使用 WinRAR 或 7-Zip
  • 如有密码请查看资源说明
  • 解压后即可正常使用

积分获取方式

  • 上传优质资源获得积分
  • 每日签到免费领取积分
  • 邀请好友注册获得奖励
  • 查看详情 →

相关技术标签

点击标签浏览更多相关VHDL/FPGA/Verilog资源:

相关VHDL/FPGA/Verilog资源推荐