搜索结果

找到约 1,200 项符合 not-setup 的查询结果

可编程逻辑 Protel99se完美破解版

Protel99SE是应用于Windows9X/2000/NT操作系统下的EDA设计软件,采用设计库管理模式,可以进行联网设计,具有很强的数据交换能力和开放性及3D模拟功能,是一个32位的设计软件,可以完成电路原理图设计,印制电路板设计和可编程逻辑器件设计等工作,可以设计32个信号层,16个电源--地层和16个机加工层。  安装步骤:第 ...
https://www.eeworm.com/dl/kbcluoji/39524.html
下载: 172
查看: 1169

可编程逻辑 XAPP444 - CPLD配件,技巧和窍门

Most designers wish to utilize as much of a device as possible in order to enhance the overallproduct performance, or extend a feature set. As a design grows, inevitably it will exceed thearchitectural limitations of the device. Exactly why a design does not fit can sometimes bedifficult to determ ...
https://www.eeworm.com/dl/kbcluoji/40063.html
下载: 59
查看: 1058

可编程逻辑 Virtex-6 FPGA PCB设计手册

Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the developmentof designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit theDocumentation in ...
https://www.eeworm.com/dl/kbcluoji/40076.html
下载: 90
查看: 1036

可编程逻辑 XAPP328-使用CPLD设计MP3播放器

  MP3 portable players are the trend in music-listening technology. These players do not includeany mechanical movements, thereby making them ideal for listening to music during any type ofactivity. MP3 is a digital compression technique based on MPEG Layer 3 which stores music ina lot less ...
https://www.eeworm.com/dl/kbcluoji/40098.html
下载: 62
查看: 1038

可编程逻辑 Verilog编码中的非阻塞性赋值

  One of the most misunderstood constructs in the Verilog language is the nonblockingassignment. Even very experienced Verilog designers do not fully understand how nonblockingassignments are scheduled in an IEEE compliant Verilog simulator and do not understand whenand why nonblocking assi ...
https://www.eeworm.com/dl/kbcluoji/40125.html
下载: 79
查看: 1029

可编程逻辑 PC板布局技术

PCB methodologies originated in the United States.Units of measurement are therefore typically in Imperial units, not SI/metric units.
https://www.eeworm.com/dl/kbcluoji/40139.html
下载: 44
查看: 1033

可编程逻辑 Design Safe Verilog State Machine(Synplicity)

  One of the strengths of Synplify is the Finite State Machine compiler. This is a powerfulfeature that not only has the ability to automatically detect state machines in the sourcecode, and implement them with either sequential, gray, or one-hot encoding. But alsoperform a reachability ana ...
https://www.eeworm.com/dl/kbcluoji/40146.html
下载: 20
查看: 1216

可编程逻辑 Creating Safe State Machines(Mentor)

  Finite state machines are widely used in digital circuit designs. Generally, when designing a state machine using an HDL, the synthesis tools will optimize away all states that cannot be reached and generate a highly optimized circuit. Sometimes, however, the optimization is not acceptabl ...
https://www.eeworm.com/dl/kbcluoji/40149.html
下载: 134
查看: 1031

可编程逻辑 Altium Designer 6进行PCB完备的CAM输出

  在Protel2004中进行PCB的完备的CAM输出。首先,我们可以输出的gerber文件, 操作如下:1:画好PCB后,在PCB 的文件环境中,左键点击File\Fabrication Outputs\Gerber Files,进入Gerber setup 界面
https://www.eeworm.com/dl/kbcluoji/40182.html
下载: 122
查看: 1037

可编程逻辑 CPLD库指南

Xilinx is disclosing this user guide, manual, release note, and/or specification (the “Documentation”) to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the D ...
https://www.eeworm.com/dl/kbcluoji/40193.html
下载: 62
查看: 1042