搜索结果
找到约 267 项符合
logic 的查询结果
按分类筛选
- 全部分类
- 其他书籍 (25)
- VHDL/FPGA/Verilog (24)
- 可编程逻辑 (18)
- 其他 (15)
- 技术资料 (12)
- 单片机编程 (11)
- 学术论文 (10)
- 人工智能/神经网络 (9)
- 教程资料 (8)
- 微处理器开发 (8)
- Java编程 (7)
- 单片机开发 (6)
- 嵌入式/单片机编程 (6)
- 嵌入式综合 (5)
- 电子书籍 (5)
- 操作系统开发 (5)
- VIP专区 (5)
- 模拟电子 (4)
- 电源技术 (4)
- 嵌入式Linux (4)
- 软件工程 (4)
- VC书籍 (4)
- 开发工具 (3)
- 实用工具 (3)
- matlab例程 (3)
- 系统设计方案 (3)
- 文章/文档 (3)
- Delphi控件源码 (3)
- PCB相关 (2)
- 技术书籍 (2)
- 网络 (2)
- 编译器/解释器 (2)
- DSP编程 (2)
- 驱动编程 (2)
- 其他嵌入式/单片机内容 (2)
- 文件格式 (2)
- 软件 (2)
- 书籍 (2)
- 其他文档 (1)
- 行业应用文档 (1)
- 电机控制 (1)
- 电路图 (1)
- 资料/手册 (1)
- 教程资料 (1)
- allegro (1)
- Mentor (1)
- 传感与控制 (1)
- 教程资料 (1)
- 工控技术 (1)
- 接口技术 (1)
- Internet/网络编程 (1)
- 游戏 (1)
- 其他数据库 (1)
- 数学计算 (1)
- 数据结构 (1)
- 手机短信编程 (1)
- uCOS (1)
- 通讯编程文档 (1)
- Windows CE (1)
- Linux/Unix编程 (1)
- FlashMX/Flex源码 (1)
- 其他行业 (1)
- 数值算法/人工智能 (1)
- 行业发展研究 (1)
- Java书籍 (1)
- MySQL数据库 (1)
- 教程 (1)
- 源码 (1)
其他书籍 Verilog and VHDL状态机设计
Verilog and VHDL状态机设计，英文pdf格式
State machine design techniques for Verilog and VHDL
Abstract : Designing a synchronous finite state Another way of organizing a state machine (FSM) is a common task for a digital logic only one logic block as shown in
engineer. This paper will discuss a var ...
其他 The Staged Event-Driven Architecture (SEDA) is a new design for building scalable Internet services.
The Staged Event-Driven Architecture (SEDA) is a new design for building scalable Internet services. SEDA has three major goals:
To support massive concurrency, on the order of tens of thousands of clients per node
To exhibit robust performance under wide variations in load and,
To simplify the ...
软件工程 This thorough, hands-on reference for database developers and administrators delivers expert guidanc
This thorough, hands-on reference for database developers and administrators delivers expert guidance on sophisticated uses of Transact-SQL (T-SQL)&iexcl &ordf one of the most familiar and powerful programming languages for SQL Server. Written by a T-SQL guru, this guide focuses on language features ...
VC书籍 C++/CLI in Action is a practical guide that will help you breathe new life into your legacy C++ prog
C++/CLI in Action is a practical guide that will help you breathe new life into your legacy C++ programs. The book begins with a concise C++/CLI tutorial. It then quickly moves to the key themes of native/managed code interop and mixed-mode programming. You抣l learn to take advantage of GUI framewor ...
通讯编程文档 The present document specifies the CAMEL Application Part (CAP) supporting the fourth phase of the n
The present document specifies the CAMEL Application Part (CAP) supporting the fourth phase of the network feature Customized Applications for Mobile network Enhanced Logic. CAP is based on a sub-set of the ETSI Core INAP CS-2 as specified by ETSI EN 301 140 1 [26]. Descriptions and definitions prov ...
其他书籍 This cookbook contains a wealth of solutions to problems that SQL programmers face all the time. Rec
This cookbook contains a wealth of solutions to problems that SQL programmers face all the time. Recipes inside range from how to perform simple tasks, like importing external data, to ways of handling issues that are more complicated, like set algebra. Each recipe includes a discussion that explain ...
Java编程 The jxcell allows any Java developer to automate any manual spreadsheet process within their organiz
The jxcell allows any Java developer to automate any manual spreadsheet process within their organization.
Automate the delivery of Excel reports and give your users the data they need in the format they want.
Web-enable your existing spreadsheet business logic as a scalable server-side calculat ...
VHDL/FPGA/Verilog vhdl编写
vhdl编写，8b—10b 编解码器设计
Encoder:
8b/10b Encoder (file: 8b10b_enc.vhd)
Synchronous clocked inputs (latched on each clock rising edge)
8-bit parallel unencoded data input
KI input selects data or control encoding
Asynchronous active high reset initializes all logic
Encoded data output
...
VHDL/FPGA/Verilog CPU设计中的controlunit源码
CPU设计中的controlunit源码，其中附带了时序仿真。通过Sequencing Logic 产生 control_signals,具体的信号可在controlsignal.mif文件中直接修改。
VHDL/FPGA/Verilog This file contains a selection of VHDL source files which serve to illustrate the diversity and powe
This file contains a selection of VHDL source files which serve to illustrate the diversity and power of the language when used to describe various types of hardware. The examp
terms of basic logic gates, to more complex systems, such as a behavioural model of a microprocessor and associated memory. ...