搜索结果

找到约 1,158 项符合 itextsharp-all 的查询结果

可编程逻辑 Xilinx UltraScale:新一代架构满足您的新一代架构需求(EN)

  中文版详情浏览:http://www.elecfans.com/emb/fpga/20130715324029.html   Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture    The Xilinx® UltraScale™ architecture delivers unprecedented levels of integration and capability with ASIC-class ...
https://www.eeworm.com/dl/kbcluoji/38746.html
下载: 98
查看: 1049

可编程逻辑 面向Eclips的Nios II软件构建工具手册

面向Eclips的Nios II软件构建工具手册 The Nios® II Software Build Tools (SBT) for Eclipse™ is a set of plugins based on the Eclipse™ framework and the Eclipse C/C++ development toolkit (CDT) plugins. The Nios II SBT for Eclipse provides a consistent development platform that works for ...
https://www.eeworm.com/dl/kbcluoji/39387.html
下载: 80
查看: 1101

可编程逻辑 XAPP740利用AXI互联设计高性能视频系统

This application note covers the design considerations of a system using the performance features of the LogiCORE™ IP Advanced eXtensible Interface (AXI) Interconnect core. The design focuses on high system throughput through the AXI Interconnect core with F MAX  and area optimizat ...
https://www.eeworm.com/dl/kbcluoji/40103.html
下载: 127
查看: 1063

可编程逻辑 Verilog Coding Style for Efficient Digital Design

  In this paper, we discuss efficient coding and design styles using verilog. This can beimmensely helpful for any digital designer initiating designs. Here, we address different problems rangingfrom RTL-Gate Level simulation mismatch to race conditions in writing behavioral models. All the ...
https://www.eeworm.com/dl/kbcluoji/40128.html
下载: 54
查看: 1033

可编程逻辑 Design Safe Verilog State Machine(Synplicity)

  One of the strengths of Synplify is the Finite State Machine compiler. This is a powerfulfeature that not only has the ability to automatically detect state machines in the sourcecode, and implement them with either sequential, gray, or one-hot encoding. But alsoperform a reachability ana ...
https://www.eeworm.com/dl/kbcluoji/40146.html
下载: 20
查看: 1216

可编程逻辑 Creating Safe State Machines(Mentor)

  Finite state machines are widely used in digital circuit designs. Generally, when designing a state machine using an HDL, the synthesis tools will optimize away all states that cannot be reached and generate a highly optimized circuit. Sometimes, however, the optimization is not acceptabl ...
https://www.eeworm.com/dl/kbcluoji/40149.html
下载: 134
查看: 1031

可编程逻辑 ZBT SRAM控制器参考设计,xilinx提供VHDL代码

ZBT SRAM控制器参考设计,xilinx提供VHDL代码 Description:   Contains the following files     readme.txt appnote_zbtp.vhd appnote_zbtf.vhd appnote_zbt.ucf Platform:   All Installation/Use:   Use 'unzip' on the .zip file and 'gunzip' followed by & ...
https://www.eeworm.com/dl/kbcluoji/40392.html
下载: 153
查看: 1049

可编程逻辑 ref sdr sdram vhdl代码

ref-sdr-sdram-vhdl代码 SDR SDRAM Controller v1.1 readme.txt This readme file for the SDR SDRAM Controller includes information that was not incorporated into the SDR SDRAM Controller White Paper v1.1. The PLL is targeted at APEX(TM) devices. Please regenerate for your chosen architecture. ...
https://www.eeworm.com/dl/kbcluoji/40394.html
下载: 103
查看: 1056

可编程逻辑 SM320 PCB LAYOUT GUIDELINES

Silicon Motion, Inc. has made best efforts to ensure that the information contained in this document is accurate andreliable. However, the information is subject to change without notice. No responsibility is assumed by SiliconMotion, Inc. for the use of this information, nor for infringements of pa ...
https://www.eeworm.com/dl/kbcluoji/40414.html
下载: 60
查看: 1038

可编程逻辑 PCB设计问题集锦

PCB设计问题集锦 问:PCB图中各种字符往往容易叠加在一起,或者相距很近,当板子布得很密时,情况更加严重。当我用Verify Design进行检查时,会产生错误,但这种错误可以忽略。往往这种错误很多,有几百个,将其他更重要的错误淹没了,如何使Verify Design会略掉这种错误,或者在众多的错误中快速找到重要的错误。    答 ...
https://www.eeworm.com/dl/kbcluoji/40440.html
下载: 196
查看: 1083