搜索结果
找到约 203 项符合
implemented 的查询结果
按分类筛选
- 全部分类
- 技术资料 (32)
- 数学计算 (16)
- matlab例程 (11)
- 其他 (9)
- VHDL/FPGA/Verilog (9)
- 单片机编程 (8)
- 加密解密 (8)
- Linux/Unix编程 (8)
- 人工智能/神经网络 (7)
- 其他书籍 (5)
- 游戏 (5)
- Java编程 (5)
- 书籍 (4)
- 通讯/手机编程 (4)
- 其他数据库 (4)
- 嵌入式综合 (3)
- 可编程逻辑 (3)
- 网络 (3)
- 嵌入式/单片机编程 (3)
- 单片机开发 (3)
- Delphi控件源码 (3)
- 数值算法/人工智能 (2)
- 书籍源码 (2)
- 教程资料 (2)
- 驱动编程 (2)
- 手机短信编程 (2)
- 编译器/解释器 (2)
- Applet (2)
- 文章/文档 (2)
- 微处理器开发 (2)
- 生物技术 (2)
- 系统设计方案 (2)
- 软件设计/软件工程 (2)
- 其他嵌入式/单片机内容 (2)
- 无线通信 (1)
- DSP编程 (1)
- 数据库系统 (1)
- 操作系统开发 (1)
- 软件工程 (1)
- ARM (1)
- 压缩解压 (1)
- Internet/网络编程 (1)
- 教育系统应用 (1)
- 串口编程 (1)
- *行业应用 (1)
- 多国语言处理 (1)
- 金融证券系统 (1)
- 文件格式 (1)
- CA认证 (1)
- 汇编语言 (1)
- 通讯编程文档 (1)
- 数据结构 (1)
- Windows CE (1)
- Symbian (1)
- JavaScript (1)
- VC书籍 (1)
- 并行计算 (1)
- Jsp/Servlet (1)
技术资料 在Xilinx CoolRunner系列的XPLA3 CPLD器件中配置8051微控制器接口
An interface to the 8051 microcontroller has been implemented in a CoolRunner XPLA3 CPLD.This de
matlab例程 Set of functions to calculate the centroid, central moments and normalised moments of a binary image
Set of functions to calculate the centroid, central moments and normalised moments of a binary image. Easy to understand, implemented in matlab
技术资料 用递归技术和PIC17C42实现多音调的产生
A general purpose resonator routine is implementedusing a PIC17C42. This routine is used to gene
DSP编程 this introduce infinite impulse response (IIR) filters. The filters are designed in MATLAB using th
this introduce infinite impulse response (IIR) filters. The filters are designed in MATLAB using the fdatool. They are then implemented in VisualDSP++.
技术资料 CAN的功能、初始化方法以及CAN模块在C515C中的使用
The Controller Area Network (CAN) module which has been implemented in the SiemensC515C microcon
技术资料 4515 CMOS四位锁存、4-16低有效译码器
The CD4514BC and CD4515BC are 4-to-16 line decoderswith latched inputs implemented with compleme
技术资料 4514 CMOS 四位锁存、4-16高有效译码器
The CD4514BC and CD4515BC are 4-to-16 line decoderswith latched inputs implemented with compl
VHDL/FPGA/Verilog Triscend supports the use of the Model Technology ModelSim logic simulator for VHDL simulation of d
Triscend supports the use of the Model Technology ModelSim logic simulator for VHDL simulation of
designs implemented in the Configurable System Logic (CSL) portion of a Triscend device.
VHDL/FPGA/Verilog This tutorial explains how the SDRAM chip on ltera’s DE2 Development and Education board can be used
This tutorial explains how the SDRAM chip on ltera’s DE2 Development and Education board can be used with a Nios II system implemented by using the Altera SOPC Builder.
其他 function [r_path, r_cost] = dijkstra(pathS, pathE, transmat) The Dijkstra s algorithm, Implemente
function [r_path, r_cost] = dijkstra(pathS, pathE, transmat)
The Dijkstra s algorithm, Implemented by Yi Wang, 2005
This version support detecting _cyclic-paths_