搜索结果
找到约 87 项符合
functional 的查询结果
按分类筛选
- 全部分类
- 单片机编程 (7)
- 其他书籍 (7)
- 技术资料 (7)
- 可编程逻辑 (6)
- 书籍 (5)
- 教程资料 (4)
- VHDL/FPGA/Verilog (4)
- 其他 (3)
- 软件设计/软件工程 (3)
- 文章/文档 (3)
- 电子书籍 (3)
- 数学计算 (3)
- VC书籍 (3)
- 行业应用文档 (2)
- 电源技术 (2)
- ARM (2)
- 压缩解压 (2)
- Jsp/Servlet (2)
- 学术论文 (1)
- 通信网络 (1)
- 嵌入式综合 (1)
- 无线通信 (1)
- 开发工具 (1)
- 仿真技术 (1)
- 驱动编程 (1)
- Delphi控件源码 (1)
- uCOS (1)
- 通讯/手机编程 (1)
- 网络 (1)
- 嵌入式Linux (1)
- matlab例程 (1)
- Java编程 (1)
- Linux/Unix编程 (1)
- 其他嵌入式/单片机内容 (1)
- Symbian (1)
- 单片机 (1)
- DSP工具/软件 (1)
ARM LPC1700系列芯片勘误手册
This errata sheet describes both the known functional problems and anydeviations from the electrical specifications known at the release date ofthis document.Each deviation is assigned a number and its history is tracked in a table atthe end of the document.
ARM LPC1100系列微控制器勘误手册
This errata sheet describes both the known functional problems and anydeviations from the electrical specifications known at the release date ofthis document.Each deviation is assigned a number and its history is tracked in a table atthe end of the document.
开发工具 如何仿真IP核(建立modelsim仿真库完整解析)
IP核生成文件：（Xilinx/Altera 同）
IP核生成器生成 ip 后有两个文件对我们比较有用，假设生成了一个 asyn_fifo 的核，则asyn_fifo.veo 给出了例化该核方式（或者在 Edit－》Language Template-》COREGEN 中找到verilog/VHDL 的例化方式）。asyn_fifo.v 是该核的行为模型，主要调用了 xilinx 行为模型库的模块 ...
可编程逻辑 AXI总线功能模块v1.1产品简介（英文资料）
AXI Bus Functional Model v1.1 Product Brief.pdf
可编程逻辑 采用TÜV认证的FPGA开发功能安全系统
This white paper discusses how market trends, the need for increased productivity, and new legislation have
accelerated the use of safety systems in industrial machinery. This TÜV-qualified FPGA design methodology is
changing the paradigms of safety designs and will greatly reduce development e ...
可编程逻辑 《器件封装用户向导》赛灵思产品封装资料
Introduction to Xilinx Packaging Electronic packages are interconnectable housings for semiconductor devices. The major functions of the electronic packages are to provide electrical interconnections between the IC and the board and to efficiently remove heat generated by the device. Feature sizes a ...
可编程逻辑 WP151 - Xilinx FPGA的System ACE配置解决方案
Design techniques for electronic systems areconstantly changing. In industries at the heart of thedigital revolution, this change is especially acute.Functional integration, dramatic increases incomplexity, new standards and protocols, costconstraints, and increased time-to-market pressureshave bo ...
可编程逻辑 XAPP380 -利用CoolRunner-II CPLD创建交叉点开关
 
This application note provides a functional description of VHDL source code for a N x N DigitalCrosspoint Switch. The code is designed with eight inputs and eight outputs in order to targetthe 128-macrocell CoolRunner™-II CPLD device but can be easily expanded to target higherdensit ...
可编程逻辑 SOC验证方法
Prakash Rashinkar has over 15 years experience in system design and verificationof embedded systems for communication satellites, launch vehicles and spacecraftground systems, high-performance computing, switching, multimedia, and wirelessapplications. Prakash graduated with an MSEE from Regional En ...
仿真技术 如何仿真IP核(建立modelsim仿真库完整解析)
IP核生成文件：（Xilinx/Altera 同）
IP核生成器生成 ip 后有两个文件对我们比较有用，假设生成了一个 asyn_fifo 的核，则asyn_fifo.veo 给出了例化该核方式（或者在 Edit－》Language Template-》COREGEN 中找到verilog/VHDL 的例化方式）。asyn_fifo.v 是该核的行为模型，主要调用了 xilinx 行为模型库的模块 ...