搜索结果
找到约 116 项符合
finiTE 的查询结果
按分类筛选
- 全部分类
- 数学计算 (22)
- matlab例程 (19)
- 其他书籍 (12)
- 数值算法/人工智能 (12)
- 软件工程 (11)
- 其他 (5)
- 编译器/解释器 (3)
- 软件设计/软件工程 (3)
- Mentor (2)
- 可编程逻辑 (2)
- 其他行业 (2)
- 人工智能/神经网络 (2)
- 书籍源码 (2)
- 数据结构 (2)
- 通讯/手机编程 (2)
- 行业发展研究 (2)
- 书籍 (2)
- Linux/Unix编程 (1)
- 其他嵌入式/单片机内容 (1)
- 文件格式 (1)
- 3G开发 (1)
- 嵌入式/单片机编程 (1)
- 系统设计方案 (1)
- 文章/文档 (1)
- 压缩解压 (1)
- VHDL/FPGA/Verilog (1)
- 技术资料 (1)
- VIP专区 (1)
编译器/解释器 this code define the deterministic finite automata using genetic programming
this code define the deterministic finite automata using genetic programming
编译器/解释器 this code define non-deterministic finite automata using lisp
this code define non-deterministic finite automata using lisp
matlab例程 This matlab program compares the results of different window design methods for finite impulse respo
This matlab program compares the results of different window design methods for finite impulse response filters (FIRs): the rectangular window, Blackman window, Bartlett window, Hamming window and the Hanning window.
数值算法/人工智能 Finite element program for mechanical problem. It can solve various problem in solid problem
Finite element program for mechanical problem. It can solve various problem in solid problem
Mentor Design Safe Verilog State Machine（Synplicity）
 
One of the strengths of Synplify is the Finite State Machine compiler. This is a powerfulfeature that not only has the ability to automatically detect state machines in the sourcecode, and implement them with either sequential, gray, or one-hot encoding. But alsoperform a reachability ana ...
Mentor Creating Safe State Machines(Mentor)
 
Finite state machines are widely used in digital circuit designs. Generally, when designing a state machine using an HDL, the synthesis tools will optimize away all states that cannot be reached and generate a highly optimized circuit. Sometimes, however, the optimization is not acceptabl ...
可编程逻辑 Design Safe Verilog State Machine（Synplicity）
 
One of the strengths of Synplify is the Finite State Machine compiler. This is a powerfulfeature that not only has the ability to automatically detect state machines in the sourcecode, and implement them with either sequential, gray, or one-hot encoding. But alsoperform a reachability ana ...
可编程逻辑 Creating Safe State Machines(Mentor)
 
Finite state machines are widely used in digital circuit designs. Generally, when designing a state machine using an HDL, the synthesis tools will optimize away all states that cannot be reached and generate a highly optimized circuit. Sometimes, however, the optimization is not acceptabl ...
其他 NTL is a high-performance, portable C++ library providing data structures and algorithms for manipul
NTL is a high-performance, portable C++ library providing data structures and algorithms for manipulating signed, arbitrary length integers, and for vectors, matrices, and polynomials over the integers and over finite fields.
其他书籍 Verilog and VHDL状态机设计
Verilog and VHDL状态机设计，英文pdf格式
State machine design techniques for Verilog and VHDL
Abstract : Designing a synchronous finite state Another way of organizing a state machine (FSM) is a common task for a digital logic only one logic block as shown in
engineer. This paper will discuss a var ...