搜索：design - 虫虫下载站

Delphi控件源码  Overview of component creation This chapter provides an overview of component design and the proces

Overview of component creation This chapter provides an overview of component design and the process of writing components for Delphi applications. The material here assumes that you are familiar with Delphi and its standard components. &#8226 Class library &#8226 Components and classes &#8226 Cr ...

https://www.eeworm.com/dl/666/450994.html

下载: 155

查看: 1077

通讯编程文档  This paper will discuss the design of an asynchronous FIFO,Asynchronous FIFOs are widely used in the

This paper will discuss the design of an asynchronous FIFO,Asynchronous FIFOs are widely used in the computer networking industry to receive data at a particular frequency and transmit them at another frequency. An asynchronous FIFO has two different clocks: one for read and one for write.

https://www.eeworm.com/dl/646/454681.html

下载: 108

查看: 1074

Asynchronous asynchronous the discuss

其他书籍  Filter Design Toolbox&#8482 4 Getting Started Guide

Filter Design Toolbox&#8482 4 Getting Started Guide

https://www.eeworm.com/dl/542/454900.html

下载: 184

查看: 1055

Toolbox Getting Started Filter

文章/文档  Analysis and design problems for PR Composite Frames Subjected to Seismic Loads

Analysis and design problems for PR Composite Frames Subjected to Seismic Loads

https://www.eeworm.com/dl/652/458563.html

下载: 40

查看: 1040

Composite Subjected Analysis problems

matlab例程  This document is astep by step guide to design digital filters using matlab

This document is astep by step guide to design digital filters using matlab

https://www.eeworm.com/dl/665/465846.html

下载: 59

查看: 1056

document digital filters design

系统设计方案  Simulation and Synthesis Techniques for Asynchronous FIFO Design with Asynchronous Pointer Comparis

Simulation and Synthesis Techniques for Asynchronous FIFO Design with Asynchronous Pointer Comparisons

https://www.eeworm.com/dl/678/467004.html

下载: 109

查看: 1078

Asynchronous Simulation Techniques Synthesis

通讯/手机编程  The design of equalizer for communication channels with unknown and time variable channel coefficien

The design of equalizer for communication channels with unknown and time variable channel coefficients.

https://www.eeworm.com/dl/527/467686.html

下载: 167

查看: 1058

communication coefficien equalizer channels

VHDL/FPGA/Verilog VHDL Design of BCD to 7-segment decoder using PROM

VHDL Design of BCD to 7-segment decoder using PROM

https://www.eeworm.com/dl/663/470877.html

下载: 53

查看: 1115

decoder segment Design using

系统设计方案  FPGA-based high-order FIR filter design

FPGA-based high-order FIR filter design

https://www.eeworm.com/dl/678/473786.html

下载: 200

查看: 1069

FPGA-based high-order filter design

其他书籍  circuit design with VHDL e-book MIT Press....

circuit design with VHDL e-book MIT Press....

https://www.eeworm.com/dl/542/474488.html

下载: 60

查看: 1099

circuit design e-book Press

搜索结果

按分类筛选