搜索结果
找到约 180 项符合
co-Verification 的查询结果
通讯编程文档 Beamforming thesis describing Study of a various Beamforming Techniques And Implementation of the Co
Beamforming thesis describing Study of a various Beamforming Techniques And Implementation of the Constrained Least Mean Squares (LMS) algorithm for Beamforming
文件格式 This library implements the KLT Tracking algorithm [2004] for Feature Tracking in Video useful in co
This library implements the KLT Tracking algorithm [2004] for Feature Tracking in Video useful in computer vision tasks like object recognition, image indexing, tracking and structure from motion. This implementation uses programmable Graphics Hardware to achieve considerable speedup in the running ...
文件格式 This library implements the KLT Tracking algorithm [2004] for Feature Tracking in Video useful in co
This library implements the KLT Tracking algorithm [2004] for Feature Tracking in Video useful in computer vision tasks like object recognition, image indexing, tracking and structure from motion. This implementation uses programmable Graphics Hardware to achieve considerable speedup in the running ...
VHDL/FPGA/Verilog The VHDL book http://www.onlinefreeebooks.net/engineering-ebooks/electrical-engineering/the-vhdl-co
The VHDL book
http://www.onlinefreeebooks.net/engineering-ebooks/electrical-engineering/the-vhdl-cookbook-pdf.html
微处理器开发 PARALLEL PORT JTAG PROGRAMMER Adaptor used to program the S3C2410 samsung processor. The rar file co
PARALLEL PORT JTAG PROGRAMMER Adaptor used to program the S3C2410 samsung processor. The rar file contains PDF and DSN format circuit diagram. This can be used and to make your own parallel port wiggler programmer
电子书籍 The emphasis of this book is on real-time application of Synopsys tools, used to combat various pro
The emphasis of this book is on real-time application of Synopsys tools, used
to combat various problems seen at VDSM geometries. Readers will be
exposed to an effective design methodology for handling complex, submicron
ASIC designs. Significance is placed on HDL coding styles,
synthesis and optimi ...
Delphi控件源码 WordWeb thesaurus/dictionary component for Delphi and C++ Builder Version 1.62, freeware The com
WordWeb thesaurus/dictionary component for Delphi and C++ Builder
Version 1.62, freeware
The component uses the free WordWeb thesaurus/dictionay available from
http://wordweb.co.uk/free
You (and anyone using your program) should install WordWeb before using this component.
If it is not install ...
VHDL/FPGA/Verilog 移位运算器SHIFTER 使用Verilog HDL 语言编写
移位运算器SHIFTER 使用Verilog HDL 语言编写，其输入输出端分别与键盘/显示器LED 连接。移位运算器是时序电路，在J钟信号到来时状态产生变化， CLK 为其时钟脉冲。由S0、S1 、M 控制移位运算的功能状态，具有数据装入、数据保持、循环右移、带进位循环右移，循环左移、带进位循环左移等功能。
CLK 是时钟脉冲输入，通过键5 ...
matlab例程 The program uses fminsearch to obtain the transfer function of a tank’s height. This tank is then co
The program uses fminsearch to obtain the transfer function of a tank’s height. This tank is then controlled using a real PID controller. Controller’s tuning (determination of optimum controller’s parameters: gain and time constants) is achieved using the genetic algorithm toolbox. Finally, resul ...
matlab例程 Two scripts are included here. 1. convsys.m - combines the state space representation of two syst
Two scripts are included here.
1. convsys.m - combines the state space representation of two systems connected in series.
[Ao,Bo,Co,Do]=convsys(A1,B1,C1,D1,A2,B2,C2,D2)
This algorithm gives the convolution of two state space representations
| A1 B1 | | A2 B2 |
u ==> | | == ...