搜索结果
找到约 42 项符合
WISHBONE 的查询结果
按分类筛选
matlab例程 This demo shows how to use MATLAB, Optimization Toolbox, and Genetic Algorithm and Direct Search Too
This demo shows how to use MATLAB, Optimization Toolbox, and Genetic Algorithm and Direct Search Toolbox to optimize the design of a double wishbone suspension system.
电子书籍 soc中ip核集成时所采用的一种片上总线
soc中ip核集成时所采用的一种片上总线，开发的，为opencores所采用，wishbone片上总线指南
源码 LPC master verilog source（内附LPC标准协议文档）
用户接口Wishbone bus 接口，
驱动LPC master去主动访问 slave 寄存器表（地址可更改）
读取到寄存器封装到用户层
可按要求更改设计
技术资料 i2c 源码测试文件
i2c 源码测试文件摘要
Philips 开发的I²C 总线是一个简单的双向两线总线，能实现有效的IC之间控制, 所有符合I²C总线的器件组合了一个片上接口，使器件之间直接通过I²C 总线通讯。因而解决了很多在设计数字控制电路时遇到的接口问题。Wishbone 总线最先是由Silicon公司提出，它通过在IP核之间建立一个通用接口完成互 ...
VHDL/FPGA/Verilog Enhanced version of the Serial Peripheral Interface available on Motorola s MC68HC11 family of CPUs.
Enhanced version of the Serial Peripheral Interface available on Motorola s MC68HC11 family of CPUs.Enhancements include a wider supported operating frequency range, 4deep read and write fifos, and programmable transfer count dependent interrupt generation.
As with the SPI found in MC68HC11 processo ...
USB编程 USBHostSlave is a USB 1.1 host and Device IP core. – Supports full speed (12Mbps) and low speed (1.
USBHostSlave is a USB 1.1 host and Device IP core.
– Supports full speed (12Mbps) and low speed (1.5Mbps) operation.
– USB Device has four endpoints, each with their own independent FIFO.
– Supports the four types of USB data transfer control, bulk, interrupt, and isochronous
transfers.
– Host ...
VHDL/FPGA/Verilog This project features a full-hardware sound compressor using the well known algorithm: IMA ADPCM.
This project features a full-hardware sound compressor using the well known algorithm: IMA ADPCM.
The core acts as a slave WISHBONE device.
The output is perfectly compatible with any sound player with the IMA ADPCM codec (included by default in every Windows). Includes a testbench that takes an u ...
串口编程 一个简单的ＳＰＩ ＩＰ核
一个简单的ＳＰＩ ＩＰ核，SPI Core Specifications 可以从说明文档中找到！
The simple Serial Peripheral Interface core is an enhanced version of the Serial Peripheral Interface found on Motorola s M68HC11 family of CPUs. The Serial Peripheral Interface is a serial, synchronous communication protocol ...
技术资料 基于FPGA的网络存储系统的研究与设计.rar
信息技术的快速发展，使人们对数据传输的要求越来越高，无论是对速度，还是对系统的存储容量、体积、造价、稳定性都提出了更高要求。本文研究设计的是基于FPGA的网络存储系统。系统以IDE接口类型的大容量硬盘作为存储介质，利用基于FPGA的Nios嵌入式系统对硬盘进行控制，对数据进行无压缩存储，实现脱机操作。 本文中，IDE ...
技术资料 Altium Designer 09 中文版软件下载，附破解安装教程
Altium Designer Summer 09的发布延续了连续不断的新特性和新技术的应用过程。这必将帮助用户更轻松地创建下一代电子设计。同时，我们将令Altium Designer更符合电子设计师的要求。Altium的一体化设计结构将硬件、软件和可编程硬件集合在一个单一的环境中，这将令用户自由地探索新的设计构想。在整个设计构成中，每个人都使 ...