搜索结果
找到约 131 项符合
Timing 的查询结果
按分类筛选
- 全部分类
- 技术资料 (50)
- 其他书籍 (7)
- 单片机编程 (6)
- 可编程逻辑 (5)
- VHDL/FPGA/Verilog (5)
- 教程资料 (4)
- matlab例程 (4)
- 电源技术 (3)
- Linux/Unix编程 (3)
- 嵌入式/单片机编程 (3)
- 单片机开发 (3)
- 软件设计/软件工程 (3)
- 行业发展研究 (3)
- PCB相关 (2)
- 无线通信 (2)
- DSP编程 (2)
- 其他 (2)
- 模拟电子 (2)
- 电子书籍 (2)
- 通讯编程文档 (2)
- 文章/文档 (2)
- 其他行业 (2)
- 笔记 (1)
- 学术论文 (1)
- 技术书籍 (1)
- 资料/手册 (1)
- 测试测量 (1)
- Java编程 (1)
- 文件格式 (1)
- 数据结构 (1)
- 微处理器开发 (1)
- Delphi控件源码 (1)
- 系统设计方案 (1)
- 其他嵌入式/单片机内容 (1)
- GPS编程 (1)
- VIP专区 (1)
行业发展研究 Timing Synchronization in High Mobility OFDM Systems.IEEE Journal
Timing Synchronization in High Mobility OFDM Systems.IEEE Journal
通讯编程文档 This document represents timing diagrams of MMC and SD bus interfaces.
This document represents timing diagrams of MMC and SD bus interfaces.
Linux/Unix编程 timing,原程序及testbench,供初学者参考
timing,原程序及testbench,供初学者参考
嵌入式/单片机编程 VESA and Industry Standard and Guidelines for Computer Display Monitor Timing Version 1.0
VESA and Industry Standard and Guidelines for Computer Display Monitor Timing Version 1.0
软件设计/软件工程 Altera Quartusii静态时序分析（Static Timing Analysis）基础及应用
Altera Quartusii静态时序分析（Static Timing Analysis）基础及应用
其他书籍 The performance of two symbol timing recovery algo gardner算法原理已经应用
The performance of two symbol timing recovery algo gardner算法原理已经应用
系统设计方案 A short-time Fourier transform based symbol timing approach for OFDM systems
A short-time Fourier transform based symbol timing approach for OFDM systems
软件设计/软件工程 Describes ISO14230 vehicle communication protocol, signals, timing, data exhange.
Describes ISO14230 vehicle communication protocol, signals, timing, data exhange.
DSP编程 CP detector (CPD) only reports the onset and removal of a tone. The analysis of timing (if required)
CP detector (CPD) only reports the onset and removal of a tone. The analysis of timing (if required) shall
be responsibility of a higher-level application due to uncontrollable variability of those parameters from
country to country.FOR TI C54X/C55X
VHDL/FPGA/Verilog CF VHDL The CF+ design was designed using the timing diagrams of the Compact Flash specification re
CF VHDL
The CF+ design was designed using the timing diagrams of the Compact Flash specification rev. 1.4, Analog Devices ADSP-218xN DSP Microcomputer specification, and the Intel StrataFlash Memory 28F320J3 specification.