搜索结果
找到约 117 项符合
Synthesis 的查询结果
按分类筛选
- 全部分类
- 技术资料 (35)
- VHDL/FPGA/Verilog (12)
- 其他书籍 (11)
- 可编程逻辑 (5)
- 其他 (4)
- 电子书籍 (4)
- 教程资料 (4)
- 系统设计方案 (4)
- matlab例程 (3)
- 软件设计/软件工程 (3)
- 其他嵌入式/单片机内容 (3)
- 学术论文 (2)
- 技术书籍 (2)
- 嵌入式/单片机编程 (2)
- 微处理器开发 (2)
- VIP专区 (2)
- 书籍 (1)
- 教程 (1)
- 论文 (1)
- 笔记 (1)
- 单片机编程 (1)
- DSP编程 (1)
- 操作系统开发 (1)
- 软件工程 (1)
- allegro (1)
- Genesis (1)
- Mentor (1)
- Modem编程 (1)
- 编译器/解释器 (1)
- Java编程 (1)
- 文件格式 (1)
- 数学计算 (1)
- 通讯编程文档 (1)
- 单片机开发 (1)
- BREW编程 (1)
技术资料 fft
基于方向图拓展和FFT的阵列快速综合法
简单易懂文字叙述-FFT based on pattern development and an array of rapid synthesis meth
matlab例程 Demonstrates 1-D FDTD initial state formation. Please edit the FLAGS for demonstration of different
Demonstrates 1-D FDTD initial state formation. Please edit the FLAGS for demonstration of different cases. BASED ON "1-D Digital Waveguide Modeling for Improved Sound Synthesis".
VHDL/FPGA/Verilog The xapp851.zip archive includes the following subdirectories. The specific contents of each subdi
The xapp851.zip archive includes the following subdirectories. The specific
contents of each subdirectory below:
\rtl - HDL design files
\sim - simulation files
\synth - Synthesis related files
\par - Place/Route related files
其他嵌入式/单片机内容 Often it is necessary to add some logical control to a MATLAB algorithm to allow the generated hardw
Often it is necessary to add some logical control to a MATLAB algorithm to allow the generated hardware to function correctly in the overall system. This lab exercise will explore how hardware control can be added to a MATLAB algorithm and synthesized using AccelDSP Synthesis.
DSP编程 FIR滤波器的C++实现 Below are program source listings for FIR.h and FIR.cpp, the header file and class fil
FIR滤波器的C++实现
Below are program source listings for FIR.h and FIR.cpp, the header file and class file for implementing arbitrary causal FIR filters in the Synthesis Tool Kit (STK) framework
matlab例程 vTools is a toolbox for Matlab 5.3 developed within the Department of Electrical Systems and A
vTools is a toolbox for Matlab 5.3 developed
within the Department of Electrical Systems and
Automation (DSEA) of the University of Pisa (Italy)
with the aim to offering to the Matlab users
(especially control engineers and control
engineering students) a completely graphical
toolbox for ...
其他 -- Booth Multiplier -- This file contains all the entity-architectures for a complete -- k-bit
-- Booth Multiplier
-- This file contains all the entity-architectures for a complete
-- k-bit x k-bit Booth multiplier.
-- the design makes use of the new shift operators available in the VHDL-93 std
-- this design passes the Synplify synthesis check
VHDL/FPGA/Verilog 波形发生器
波形发生器，带TESTBENCH，
多平台
-- the design makes use of the new shift operators available in the VHDL-93 std
-- this design passes the Synplify synthesis check
-- download from: www.fpga.com.cn & www.pld.com.cn
其他书籍 1)Learn more about the capabilities in Quartus: 2)Learn to use different design entry techniques 2
1)Learn more about the capabilities in Quartus:
2)Learn to use different design entry techniques
2)Design entry methods available within Quartus Text editor,Block diagram/schematic file editor,
Quartus interface with design entry/synthesis tools from Exemplar, Synopsys, Synplicity and Viewlogic
技术资料 QuartusII Subscription Edition 10.1
EDA工具，QuartusII 与 MAX+PlusII 都是Altera专为其产品(hardware device)，所提供的EDA Tool。它可以执行HDL的编辑(Editor and syntax check) -->模拟(Simulator) -->合成(Synthesis) -->FPGA佈局 -->Netlist download to CPLD / FPGA。