搜索结果
找到约 402 项符合
SOC-Wishbone 的查询结果
其他书籍 Soc Design for h.264
Soc Design for h.264
单片机开发 SE-Candence SOC Encounter工具使用设计流程
SE-Candence SOC Encounter工具使用设计流程，源于一项项目
通讯/手机编程 Wishbone to LPC (Low-Pin Count) Bridge, includes master and slave modules. Supports 8-bit I/O Read a
Wishbone to LPC (Low-Pin Count) Bridge, includes master and slave modules. Supports 8-bit I/O Read and Write cycles, 8-bit Memory Read/Write cycles, DMA cycles, and up to 32-bit Firmware memory read/write cycles. Serial IRQ support is also provided.
None of this has been tested (yet) with a third-p ...
VHDL/FPGA/Verilog This is is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone.
This is is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone. It currently supports single-cycle as well as burst transfer operations. The core has been tested in a master-PIF slave-WB configuration.
微处理器开发 SATA NAS SOC
SATA NAS SOC，200MHz ARM926EJS核 SATA接口的NAS用处理器，集成USB2.0 HOST接口，Ethernet控制器，DDR SDRAM控制器，PCI HOST接口，可以扩展PCI外设。
电子书籍 此文件为君正系列SOC芯片（JZ47XX）完整芯片手册
此文件为君正系列SOC芯片（JZ47XX）完整芯片手册，非常实用。
VHDL/FPGA/Verilog This is SOC system 09. Source code. very use fulcode for SOC beginners
This is SOC system 09. Source code. very use fulcode for SOC beginners
行业发展研究 Booting Win CE on ARM9 SOC based device.
Booting Win CE on ARM9 SOC based device.
微处理器开发 Based on the Godson-1 32-bit chip embedded SOC manuals, to provide MAC, UART, I2C, SPI, LCD, SDRAM,
Based on the Godson-1 32-bit chip embedded SOC manuals, to provide MAC, UART, I2C, SPI, LCD, SDRAM, NAND FLASH, such as interface
其他 Meeting challenges in 90nm SoC design
Meeting challenges in 90nm SoC design