搜索结果
找到约 168 项符合
Required 的查询结果
按分类筛选
- 全部分类
- 书籍 (18)
- 单片机编程 (13)
- 单片机开发 (13)
- 电源技术 (7)
- matlab例程 (7)
- 其他书籍 (7)
- Java编程 (7)
- 数学计算 (6)
- VC书籍 (5)
- 技术资料 (5)
- 模拟电子 (4)
- 其他 (4)
- Delphi控件源码 (3)
- 系统设计方案 (3)
- 汇编语言 (3)
- 人工智能/神经网络 (3)
- Linux/Unix编程 (3)
- 电子书籍 (3)
- 资料/手册 (2)
- 嵌入式综合 (2)
- 可编程逻辑 (2)
- 接口技术 (2)
- DSP编程 (2)
- 压缩解压 (2)
- 其他数据库 (2)
- 驱动编程 (2)
- 技术管理 (2)
- 通讯/手机编程 (2)
- 加密解密 (2)
- 微处理器开发 (2)
- 文章/文档 (2)
- VHDL/FPGA/Verilog (2)
- 其他行业 (2)
- 其他嵌入式/单片机内容 (2)
- 论文 (2)
- 行业应用文档 (1)
- 教程资料 (1)
- 通信网络 (1)
- Java书籍 (1)
- 网络 (1)
- uCOS (1)
- 书籍源码 (1)
- USB编程 (1)
- 数值算法/人工智能 (1)
- Modem编程 (1)
- 文件格式 (1)
- 嵌入式/单片机编程 (1)
- 行业发展研究 (1)
- GPS编程 (1)
- 编译器/解释器 (1)
- 电子政务应用 (1)
- Windows Mobile (1)
- Symbian (1)
- 技术书籍 (1)
- 源码 (1)
微处理器开发 RS232.C was written to provide all of the basic functionality needed to employ serial I/O in any a
RS232.C was written to provide all of the basic functionality needed
to employ serial I/O in any application written with Borland C
language compilers. Some features are:
1. Ease of use. No assembly language or library files are used and a simple "#include" statement is all that is required to ...
加密解密 The Cryptography API: Next Generation(CNG) is a new and agile framework in Windows Vista, which impl
The Cryptography API: Next Generation(CNG) is a new and agile framework in Windows Vista, which implements an extensible provider model that allows you to load a provider by specifying the required cryptographic algorithm rather than having to hardcode a specific provider.
VC书籍 This book is for you if You re no "dummy," and you need to get quickly up to speed in intermediate
This book is for you if
You re no "dummy," and you need to get quickly up to speed in intermediate to advanced C++
You ve had some experience in C++ programming, but reading intermediate and advanced C++ books is slow-going
You ve had an introductory C++ course, but you ve found that you still can t ...
文章/文档 The Inter IC bus or I2C bus is a simple bidirectional two wire bus designed primarily for general co
The Inter IC bus or I2C bus is a simple bidirectional two wire bus designed primarily for general control
and data transfer communication between ICs.
Some of the features of the I2C bus are:
&#8226 Two signal lines, a serial data line (SDA) and a serial clock line (SCL), and ground are required. A
...
其他书籍 Recent advances in experimental methods have resulted in the generation of enormous volumes of data
Recent advances in experimental methods have resulted in the generation
of enormous volumes of data across the life sciences. Hence clustering and
classification techniques that were once predominantly the domain of ecologists
are now being used more widely. This book provides an overview of these
i ...
单片机开发 Echo a received character, RX ISR used. Normal mode is LPM0. // USART1 RX interrupt triggers TX Ech
Echo a received character, RX ISR used. Normal mode is LPM0.
// USART1 RX interrupt triggers TX Echo.
// Baud rate divider with 1048576hz = 1048576/38400 = ~27.31 (01Bh|03h)
// ACLK = LFXT1 = 32768Hz, MCLK = SMCLK = default DCO = 32 x ACLK = 1048576Hz
// //* An external watch crystal between XIN & X ...
单片机开发 The ISD51_Demo project for the MSC1200 shows how to use the ISD51 In-System-Debugger with flash bre
The ISD51_Demo project for the MSC1200 shows how to use the ISD51
In-System-Debugger with flash breakpoints or hardware breakpoints.
By default, it is configured for flash breakpoints which allow you
to set real-time breakpoints in your software. Using Flash breakpoints
has also the benefit that no ...
行业发展研究 A passive optical network (PON) is a point-to-multipoint, fiber to the premises network architecture
A passive optical network (PON) is a point-to-multipoint, fiber to the premises network architecture in which unpowered optical splitters are used to enable a single optical fiber to serve multiple premises, typically 32-128. A PON consists of an Optical Line Termination (OLT) at the service provide ...
VHDL/FPGA/Verilog DDR SDRAM控制器的VHDL源代码
DDR SDRAM控制器的VHDL源代码，含详细设计文档。
The DDR, DCM, and SelectI/O&#8482 features in the Virtex&#8482 -II architecture make it the perfect
choice for implementing a controller of a Double Data Rate (DDR) SDRAM. The Digital Clock
Manager (DCM) provides the required Delay Locked Loop (DLL), Dig ...
单片机开发 MidasLink software including USB driver, J-Link.exe and DLL for ARM. (J-Link software including J-F
MidasLink software including USB driver, J-Link.exe and DLL for ARM.
(J-Link software including J-Flash software (license required) can also be used with MidasLink).
MidasLink software and documentation pack V3.78a [1918 kb]