搜索结果
找到约 38 项符合
Recommended 的查询结果
按分类筛选
其他数据库 To compile the project, first create a directory in which to place the build products. It is recom
To compile the project, first create a directory in which to place
the build products. It is recommended, but not required, that the
build directory be separate from the source directory.
嵌入式Linux Analysis of GPS data frame The design of the following four main data collection format: GPGGA (loc
Analysis of GPS data frame
The design of the following four main data collection format: GPGGA (location information), GPRMC (Recommended Minimum location information), GPVTG (ground speed information), PGRME (forecast error message)
存储器技术 flash model
This product has been retired and is not recommended for new designs. For new designs, S25FL040A supersedes
S25FL004A. Please refer to the S25FL040A for specifications andordering information. Availability of this document is
retained for reference and historical purposes only
存储器技术 flash模型
This product has been retired and is not recommended for new designs. For new designs, S25FL040A supersedes
S25FL004A. Please refer to the S25FL040A for specifications andordering information. Availability of this document is
retained for reference and historical purposes only
书籍 The+Mobile+Radio+Propagation+Channel
Some tine ago it become apparent the the first edition of this book was rapidly approaching its sell-by date,since many aspects needed revise.There were two obvious courses of action : to forget the whole thing and concentrate my energies on other pursuits such as golf or fishing, or to embark on a ...
源码 MiniCore
An Arduino core for the ATmega328, ATmega168, ATmega88, ATmega48 and ATmega8, all running a [custom version of Optiboot for increased functionality](#write-to-own-flash). This core requires at least Arduino IDE v1.6.2, where v1.8.5+ is recommended. <br/>
**This core gives you two extra IO pins if yo ...
技术资料 电子书-RTL Design Style Guide for Verilog HDL540页
电子书-RTL Design Style Guide for Verilog HDL540页A FF having a fixed input value is generated from the description in the upper portion of
Example 2-21. In this case, ’0’ is output when the reset signal is asynchronously input,
and ’1’ is output when the START signal rises. Therefore, the FF da ...
技术资料 高通蓝牙芯片QCC5144_硬件设计指导书
高通(Qualcomm)蓝牙芯片QCC5144_硬件设计详细指导书（官方内部培训手册）其内容是针对硬件设计、部分重要元器件选择(ESD，Filter）及走线注意事项的详细说明。2 Power management&nbsp;2.1 SMPS&nbsp;2.1.1 Components specification&nbsp;2.1.2 Input power supply selection 92.1.3 Minimize SMPS EMI emissions&nbsp;2.1 ...