搜索结果
找到约 1,927 项符合
R-V 的查询结果
VHDL/FPGA/Verilog // -*- Mode: Verilog -*- // Filename : wb_master.v // Description : Wishbone Master Behavorial //
// -*- Mode: Verilog -*-
// Filename : wb_master.v
// Description : Wishbone Master Behavorial
// Author : Winefred Washington
// Created On : 2002 12 24
// Last Modified By: .
// Last Modified On: .
// Update Count : 0
// Status : Unknown, Use with caution!
// Description Specification
// General ...
matlab例程 This diskette (version 1.0) contains demonstration programs and source codes in MATLAB (v.5.2) for a
This diskette (version 1.0) contains demonstration programs and source codes in MATLAB (v.5.2) for algorithms listed in the textbook Global Positioning Systems, Inertial Navigation, and Integration, by M. S. Grewal, Lawrence Weill, and A. P. Andrews, published by John Wiley and Sons, 2000.
Contents: ...
其他 个人所得税计算器 v个人所得税计算器
个人所得税计算器 v个人所得税计算器
Java编程 R-Tree Java implementations 结构清晰
R-Tree Java implementations
结构清晰
其他书籍 RECOMMENDATION ITU-R M.1678
RECOMMENDATION ITU-R M.1678，Adaptive antennas for mobile systems
Internet/网络编程 RECOMMENDATION ITU-R M.1677 International Morse cod
RECOMMENDATION ITU-R M.1677
International Morse cod
其他书籍 RECOMMENDATION ITU-R M.1653*,** Operational and deployment requirements for wireless access systems
RECOMMENDATION ITU-R M.1653*,**
Operational and deployment requirements for wireless access systems including radio local area networks in the mobile service to facilitate sharing between these systems and systems in the Earth exploration-satellite service (active)
and the space research service (ac ...
人物传记/成功经验 曼昆经济学原理学习指南(中文版)》(美)大卫 R. 哈克斯 著,梁小民 译
曼昆经济学原理学习指南(中文版)》(美)大卫 R. 哈克斯 著,梁小民 译
单片机开发 M16Uart 实验现象: 通过超级终端或者是串口调试助手向单片机发送数据,以*开始#结束 单片机储存的是*#之间的数据, 发送R可将单片机最近一次记录的数 据传送给PC机,接收到新的
M16Uart 实验现象: 通过超级终端或者是串口调试助手向单片机发送数据,以*开始#结束
单片机储存的是*#之间的数据, 发送R可将单片机最近一次记录的数
据传送给PC机,接收到新的数据,以前的数据将被清除, 数据长度在
255个字节以内 ...
VHDL/FPGA/Verilog Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGH
Top module name : SHIFTER (File name : SHIFTER.v)
2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT.
3. Output pins: OUT [15:0].
4. Input signals generated from test pattern are latched in one cycle and are
synchronized at clock rising edge.
5. The SHIFT signal describes the shift number. The shift ...