搜索结果
找到约 647 项符合
Output job 的查询结果
单片机开发 Program for polling toaster for temperature and writing to standard output.
Program for polling toaster for temperature and writing to standard output.
其他 How to send debugging output to a console in a MFC application
How to send debugging output to a console in a MFC application
串口编程 Advantech driver Demo: Analog output with DMA Data Transfer!
Advantech driver Demo: Analog output with DMA Data Transfer!
Java书籍 Contains a complete archiver by Haruhiko Okumura. The archiver uses an LZ engine whose output is c
Contains a complete archiver by Haruhiko Okumura. The archiver uses
an LZ engine whose output is compressed with static Huffman. The
file is chopped into pieces which all get their own independent
set of Huffman tree s. ARJ 2.41, ZIP 2.0 and PKZIP 2.04g use
essentially the same method. ZOO and L ...
uCOS This is my first job for you all. please let me throw stone for gold!thanks!
This is my first job for you all. please let me throw stone for gold!thanks!
汇编语言 He was the first one (I noticed of) who coded a decrypter for yC 1.2 :)...good job. Also if it hasn
He was the first one (I noticed of) who coded a
decrypter for yC 1.2 :)...good job. Also if it hasn t
full support yet >:-)
So as I promised...here s the source code.
I hope it helps someone.
人工智能/神经网络 Single Output 神经网络实例演示1
Single Output 神经网络实例演示1
Java书籍 讲述了Java Input/Output库的主要包和类。有关Channel类和ByteBuffer类特别适用于对文件操作中的某些特殊要求。
讲述了Java Input/Output库的主要包和类。有关Channel类和ByteBuffer类特别适用于对文件操作中的某些特殊要求。
通讯/手机编程 Turbo Decoder Release 0.3 * Double binary, DVB-RCS code * Soft Output Viterbi Algorithm * MyHDL c
Turbo Decoder Release 0.3
* Double binary, DVB-RCS code
* Soft Output Viterbi Algorithm
* MyHDL cycle/bit accurate model
* Synthesizable VHDL model
VHDL/FPGA/Verilog verilog编写的状态机检测00100序列. 实现 input:...011000010010000... output:...000000000100100... 并且 用测试模块来验证状
verilog编写的状态机检测00100序列.
实现 input:...011000010010000...
output:...000000000100100...
并且 用测试模块来验证状态是否正确工作