搜索：One - 虫虫下载站

C/C++语言编程  基于（英蓓特）STM32V100的串口程序

This example provides a description of how&nbsp; to use the USART with hardware flowcontrol and communicate with the Hyperterminal.First, the USART2 sends the TxBuffer to the hyperterminal and still waiting fora string from the hyperterminal that you must enter which must end by '\r'character (keypa ...

https://www.eeworm.com/dl/503/37358.html

下载: 144

查看: 1127

可编程逻辑  Xilinx UltraScale：新一代架构满足您的新一代架构需求（EN）

　　中文版详情浏览：http://www.elecfans.com/emb/fpga/20130715324029.html 　　Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture 　　The Xilinx&reg; UltraScale&trade; architecture delivers unprecedented levels of integration and capability with ASIC-class ...

https://www.eeworm.com/dl/kbcluoji/38746.html

下载: 98

查看: 1049

可编程逻辑  WP151 - Xilinx FPGA的System ACE配置解决方案

Design techniques for electronic systems areconstantly changing. In industries at the heart of thedigital revolution, this change is especially acute.Functional integration, dramatic increases incomplexity, new standards and protocols, costconstraints, and increased time-to-market pressureshave bo ...

https://www.eeworm.com/dl/kbcluoji/40068.html

下载: 42

查看: 1037

可编程逻辑  WP401-FPGA设计的DO-254

The standard that governs the design of avioniccomponents and systems, DO-254, is one of the mostpoorly understood but widely applicable standardsin the avionic industry. While information on thegeneral aspects of the standard is easy to obtain, thedetails of exactly how to implement the standard ...

https://www.eeworm.com/dl/kbcluoji/40071.html

下载: 23

查看: 1054

可编程逻辑  WP247 - Virtex-5系列高级封装

The exacting technological demands created byincreasing bandwidth requirements have given riseto significant advances in FPGA technology thatenable engineers to successfully incorporate highspeedI/O interfaces in their designs. One aspect ofdesign that plays an increasingly important role isthat o ...

https://www.eeworm.com/dl/kbcluoji/40072.html

下载: 75

查看: 1024

可编程逻辑  Verilog编码中的非阻塞性赋值

&nbsp; One of the most misunderstood constructs in the Verilog language is the nonblockingassignment. Even very experienced Verilog designers do not fully understand how nonblockingassignments are scheduled in an IEEE compliant Verilog simulator and do not understand whenand why nonblocking assi ...

https://www.eeworm.com/dl/kbcluoji/40125.html

下载: 79

查看: 1029

可编程逻辑  通信的数学理论

The fundamental problem of communication is that of reproducing at one point either exactly or approximately a message selected at another point. Frequently the messages have meaning; that is they refer to or are correlated according to some system with certain physical or conceptual entities.

https://www.eeworm.com/dl/kbcluoji/40145.html

下载: 63

查看: 1051

可编程逻辑  Design Safe Verilog State Machine（Synplicity）

&nbsp; One of the strengths of Synplify is the Finite State Machine compiler. This is a powerfulfeature that not only has the ability to automatically detect state machines in the sourcecode, and implement them with either sequential, gray, or one-hot encoding. But alsoperform a reachability ana ...

https://www.eeworm.com/dl/kbcluoji/40146.html

下载: 20

查看: 1216

可编程逻辑  VHDL,Verilog,System verilog比较

&nbsp; 本文简单讨论并总结了VHDL、Verilog，System verilog 这三中语言的各自特点和区别As the number of enhancements to variousHardware Description Languages (HDLs) hasincreased over the past year, so too has the complexityof determining which language is best fora particular design. Many designers ...

https://www.eeworm.com/dl/kbcluoji/40147.html

下载: 129

查看: 1045

可编程逻辑  CPLD和FPGA设计介绍

Field Programmable Gate Arrays (FPGAs) are becoming a critical part of every system design. Many vendors offer many different architectures and processes. Which one is right for your design? How do you design one of these so that it works correctly and functions as you expect in your entire system ...

https://www.eeworm.com/dl/kbcluoji/40148.html

下载: 180

查看: 1059

搜索结果

按分类筛选