搜索结果
找到约 16 项符合
Normally 的查询结果
按分类筛选
书籍源码 MSP-FET430P410 Demo - Timer_A Toggle P5.1, CCR0 Contmode ISR, DCO SMCLK Description Toggle P5.1 u
MSP-FET430P410 Demo - Timer_A Toggle P5.1, CCR0 Contmode ISR, DCO SMCLK
Description Toggle P5.1 using using software and TA_0 ISR. Toggle rate is
set at 50000 DCO/SMCLK cycles. Default DCO frequency used for TACLK.
Durring the TA_0 ISR P5.1 is toggled and 50000 clock cycles are added to CCR0. TA_ ...
3G开发 产生正常分布的sobol sequences
产生正常分布的sobol sequences，generating of normally distributed
quasi uniform distributed: sobol sequences
单片机开发 AMOP 0.3 is an Automatic Mock Object for C++. By using ABI and template techniques, it can simulate
AMOP 0.3 is an Automatic Mock Object for C++.
By using ABI and template techniques, it can simulate a pseudo-"Reflection" which is normally not support in C++ .
The main differences between AMOP and other mock object library is that, users DO NOT need to implement the interface of the object which ...
matlab例程 In engineering, compensation is planning for side effects or other unintended issues in a design. Th
In engineering, compensation is planning for side effects or other unintended issues in a design. The design of an invention can itself also be to compensate for some other existing issue or exception.
One example is in a voltage-controlled crystal oscillator (VCXO), which is normally affected not ...
GPS编程 This code outputs various NMEA strings to a com port. The code was originally used to test naviati
This code outputs various NMEA strings to a com port. The code was
originally used to test naviation programmes.
First select the required com port and the required NMEA message string.
There is a default starting position but this can be changed to suit just by typing
in a new position.
Click on ...
VHDL/FPGA/Verilog RS_latch using vhdl, When using static gates as building blocks, the most fundamental latch is the
RS_latch using vhdl,
When using static gates as building blocks, the most fundamental latch is the simple SR latch, where S and R stand for set and reset. It can be constructed from a pair of cross-coupled NOR (Not OR) logic gates. The stored bit is present on the output marked Q.
Normally, in stor ...