搜索：NOT - 虫虫下载站

可编程逻辑  Virtex-6 FPGA PCB设计手册

Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the developmentof designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit theDocumentation in ...

https://www.eeworm.com/dl/kbcluoji/40076.html

下载: 90

查看: 1036

可编程逻辑  XAPP328-使用CPLD设计MP3播放器

&nbsp; MP3 portable players are the trend in music-listening technology. These players do not includeany mechanical movements, thereby making them ideal for listening to music during any type ofactivity. MP3 is a digital compression technique based on MPEG Layer 3 which stores music ina lot less ...

https://www.eeworm.com/dl/kbcluoji/40098.html

下载: 62

查看: 1038

可编程逻辑  Verilog编码中的非阻塞性赋值

&nbsp; One of the most misunderstood constructs in the Verilog language is the nonblockingassignment. Even very experienced Verilog designers do not fully understand how nonblockingassignments are scheduled in an IEEE compliant Verilog simulator and do not understand whenand why nonblocking assi ...

https://www.eeworm.com/dl/kbcluoji/40125.html

下载: 79

查看: 1029

可编程逻辑  PC板布局技术

PCB methodologies originated in the United States.Units of measurement are therefore typically in Imperial units, not SI/metric units.

https://www.eeworm.com/dl/kbcluoji/40139.html

下载: 44

查看: 1033

可编程逻辑  Design Safe Verilog State Machine（Synplicity）

&nbsp; One of the strengths of Synplify is the Finite State Machine compiler. This is a powerfulfeature that not only has the ability to automatically detect state machines in the sourcecode, and implement them with either sequential, gray, or one-hot encoding. But alsoperform a reachability ana ...

https://www.eeworm.com/dl/kbcluoji/40146.html

下载: 20

查看: 1216

可编程逻辑  Creating Safe State Machines(Mentor)

&nbsp; Finite state machines are widely used in digital circuit designs. Generally, when designing a state machine using an HDL, the synthesis tools will optimize away all states that cannot be reached and generate a highly optimized circuit. Sometimes, however, the optimization is not acceptabl ...

https://www.eeworm.com/dl/kbcluoji/40149.html

下载: 134

查看: 1031

可编程逻辑  CPLD库指南

Xilinx is disclosing this user guide, manual, release note, and/or specification (the &ldquo;Documentation&rdquo;) to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the D ...

https://www.eeworm.com/dl/kbcluoji/40193.html

下载: 62

查看: 1042

可编程逻辑  USB接口控制器参考设计,xilinx提供VHDL代码 us

USB接口控制器参考设计,xilinx提供VHDL代码 usb xilinx vhdl ;&nbsp; This program is free software; you can redistribute it and/or modify ;&nbsp; it under the terms of the GNU General Public License as published by ;&nbsp; the Free Software Foundation; either version 2 of the License, or ;&nbsp; ...

https://www.eeworm.com/dl/kbcluoji/40393.html

下载: 148

查看: 1048

可编程逻辑  ref sdr sdram vhdl代码

ref-sdr-sdram-vhdl代码 SDR SDRAM Controller v1.1 readme.txt This readme file for the SDR SDRAM Controller includes information that was not incorporated into the SDR SDRAM Controller White Paper v1.1. The PLL is targeted at APEX(TM) devices. Please regenerate for your chosen architecture. ...

https://www.eeworm.com/dl/kbcluoji/40394.html

下载: 103

查看: 1056

可编程逻辑  UART 4 UART参考设计，Xilinx提供VHDL代码

UART 4 UART参考设计，Xilinx提供VHDL代码 uart_vhdl This zip file contains the following folders: &nbsp;\vhdl_source&nbsp;&nbsp;-- Source VHDL files: &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uart.vhd &nbsp;- top level file &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;txmit.vhd&nbsp;- transmit portion of uart &nbsp;&nb ...

https://www.eeworm.com/dl/kbcluoji/40395.html

下载: 66

查看: 1047

搜索结果

按分类筛选