搜索结果
找到约 163 项符合
Loop 的查询结果
按分类筛选
- 全部分类
- 技术资料 (46)
- 单片机编程 (12)
- DSP编程 (11)
- 单片机开发 (7)
- 其他书籍 (6)
- 汇编语言 (6)
- matlab例程 (6)
- 书籍 (5)
- 其他 (5)
- 模拟电子 (5)
- 微处理器开发 (4)
- 电源技术 (3)
- 通讯编程文档 (3)
- 其他嵌入式/单片机内容 (3)
- 数值算法/人工智能 (2)
- 书籍源码 (2)
- 数据结构 (2)
- VHDL/FPGA/Verilog (2)
- 行业发展研究 (2)
- 3G开发 (2)
- VIP专区 (2)
- 源码 (1)
- 软件 (1)
- 行业应用文档 (1)
- Linux/uClinux/Unix编程 (1)
- 设计相关 (1)
- 加密解密 (1)
- 数据库系统 (1)
- 汇编编程 (1)
- 通讯/手机编程 (1)
- 操作系统开发 (1)
- 技术书籍 (1)
- 开发工具 (1)
- 工控技术 (1)
- 电子书籍 (1)
- Linux/Unix编程 (1)
- 串口编程 (1)
- Java编程 (1)
- 嵌入式/单片机编程 (1)
- 文章/文档 (1)
- 嵌入式Linux (1)
- BREW编程 (1)
- 系统设计方案 (1)
- VC书籍 (1)
- 邮电通讯系统 (1)
- 并行计算 (1)
- RFID编程 (1)
- 能源行业(电力石油煤炭) (1)
技术资料 以MC68HC11K4和 MC68HC11N4微控制器为例,介绍PID比例积分微分实现闭环控制软件及实例
PID (proportional, integral, derivative) compensation is one of the most common forms of closed-loop
技术资料 MC44144数据手册
The MC44144 is a gated phase–locked loop intended for, but not
restricted to, video applications.
技术资料 以MPC505 PC509为例,介绍在微控制器应用中锁相环性能的通用问题及避免锁相环性能降级问题的建议
Microcontroller-based applications can be delayed or jeopardized byreduced phase locked loop (PL
技术资料 锁相环理论教程,PLL Theory Tutorial
This tutorials discusses the key areas of Phase Locked Loop (PLL) design, covering the main compo
行业应用文档 MC145170在基本HF和VHF振荡器中的应用电路
Phase–locked loop (PLL) frequency synthesizers are commonlyfound in communication gear today. Th
技术资料 MC145170在基本HF和VHF振荡器中的应用电路
Phase–locked loop (PLL) frequency synthesizers are commonlyfound in communication gear today. Th
模拟电子 LTC1062的低通滤波器应用
Highlights the LTC1062 as a lowpass filter in a phase lock loop. Describes how the loop's bandwidth can be increased and the VCO output jitter reduced when the LTC1062 is the loop filter. Compares it with a passive RC loop filter. Also discussed is the use of LTC1062 as simple bandpass and ban ...
单片机开发 // This program measures the voltage on an external ADC input and prints the // result to a termin
// This program measures the voltage on an external ADC input and prints the
// result to a terminal window via the UART.
//
// The system is clocked using the internal 24.5MHz oscillator.
// Results are printed to the UART from a loop with the rate set by a delay
// based on Timer 2. This loop p ...
技术资料 循环过滤器配置为MAX3670低抖动PLL频率参考时钟发生器
Abstract: The MAX3670 low-jitter clock generator is a monolithic phase-locked loop (PLL) that uses a
技术资料 L3845在PABX和调制解调器线接口方面的应用
The L3845 is used for MODEM and PABX LineInterface applications. The circuit provides DCloop