搜索:Java+Design+Patterns
找到约 10,000 项符合「Java+Design+Patterns」的查询结果
结果 10,000
按分类筛选
- 全部
- Java编程 (9732)
- Java书籍 (2057)
- Applet (665)
- 技术资料 (602)
- Jsp/Servlet (499)
- 其他 (477)
- 游戏 (370)
- 电子书籍 (326)
- 软件设计/软件工程 (263)
- JavaScript (261)
- J2ME (232)
- 其他书籍 (216)
- 书籍源码 (188)
- 文章/文档 (183)
- 人工智能/神经网络 (166)
- 加密解密 (162)
- 编译器/解释器 (125)
- 教育系统应用 (113)
- Internet/网络编程 (110)
- 数据结构 (103)
- 系统设计方案 (102)
- Ajax (90)
- 数学计算 (85)
- VHDL/FPGA/Verilog (79)
- 文件格式 (70)
- 压缩解压 (68)
- 通讯编程文档 (62)
- matlab例程 (59)
- 源码 (58)
- 通讯/手机编程 (57)
- 书籍 (57)
- 企业管理 (51)
- 手机短信编程 (50)
- 软件工程 (47)
- 编辑器/阅读器 (47)
- 数值算法/人工智能 (44)
- 单片机开发 (44)
- 数据库系统 (43)
- SQL Server (38)
- 网络 (37)
- VC书籍 (37)
- 其他行业 (35)
- 嵌入式/单片机编程 (34)
- Linux/Unix编程 (33)
- 技术管理 (33)
- 其他数据库 (32)
- 操作系统开发 (31)
- 中间件编程 (31)
- *行业应用 (28)
- MySQL数据库 (28)
- 多国语言处理 (26)
- 汇编语言 (24)
- 微处理器开发 (21)
- Oracle数据库 (20)
- 行业发展研究 (20)
- 技术书籍 (18)
- 电子政务应用 (17)
- 串口编程 (15)
- 家庭/个人应用 (15)
- OA系统 (15)
- 源码/资料 (13)
- CA认证 (13)
- 其他嵌入式/单片机内容 (13)
- 人物传记/成功经验 (13)
- 教程资料 (12)
- 手机WAP编程 (12)
- 酒店行业 (12)
- 手机彩信(MMS)编程 (12)
- C/C++语言编程 (11)
- USB编程 (11)
- Delphi控件源码 (11)
- 百货/超市行业 (11)
- 技术教程 (10)
- 金融证券系统 (10)
- DSP编程 (9)
- 可编程逻辑 (9)
- FlashMX/Flex源码 (9)
- 交通/航空行业 (9)
- 邮电通讯系统 (9)
- 学术论文 (8)
- Windows CE (8)
- 认证考试资料 (8)
- 驱动编程 (7)
- GPS编程 (7)
- VIP专区 (7)
- 模拟电子 (6)
- 并行计算 (6)
- 教程 (6)
- 手册 (6)
- 论文 (6)
- 计算机相关 (5)
- 医药行业 (5)
- 精品软件 (5)
- 笔记 (5)
- 习题答案 (5)
- 其他 (5)
- 无线通信 (4)
- 嵌入式综合 (4)
- 生物技术 (4)
- Symbian (4)
https://www.eeworm.com/dl/534/199176.html
其他
嵌入式文档:Xilinx EDK 实验教程1: Simple Hardware Design
嵌入式文档:Xilinx EDK 实验教程1: Simple Hardware Design
https://www.eeworm.com/dl/687/202430.html
其他嵌入式/单片机内容
This lab exercise will cover the use of AccelDSP’s design exploration capabilities that include mapp
This lab exercise will cover the use of AccelDSP’s design exploration capabilities that include mapping variables to memory and unrolling loop and vector operations. You will learn how to create different hardware architectures without modifying the MATLAB source to explore diff ...
https://www.eeworm.com/dl/534/202663.html
其他
The Staged Event-Driven Architecture (SEDA) is a new design for building scalable Internet services.
The Staged Event-Driven Architecture (SEDA) is a new design for building scalable Internet services. SEDA has three major goals:
To support massive concurrency, on the order of tens of thousands of clients per node
To exhibit robust performance under wide variations in load an ...
https://www.eeworm.com/dl/cadence/ebook/355777.html
电子书籍
This paper provides a rigorous comprehensive approach to the design of the principal software algor
This paper provides a rigorous comprehensive approach to the design of the principal software
algorithmsutilized inmodern-day strapdown inertial navigationsystems: integration of angular rate into attitude,
acceleration transformation/integration into velocity, and integration of ...
https://www.eeworm.com/dl/850674.html
技术资料
开关电源的优化设计《Optimal design of switching power supply》
《Optimal design of switching power supply》-Zhanyou Sha-John Wiley and Sons-2015
https://www.eeworm.com/dl/686/308805.html
VC书籍
Design and test a category called Rectangle rectangular, rectangular attribute to the lower left cor
Design and test a category called Rectangle rectangular, rectangular attribute to the lower left corner of the upper-right corner and the coordinates of two points, to calculate the size of rectangular
https://www.eeworm.com/dl/542/405723.html
其他书籍
Learn about the design tradeoffs involved in creating Windows CE .NET operating system (OS) solution
Learn about the design tradeoffs involved in creating Windows CE .NET operating system (OS) solutions for hardware that implements one of many nonvolatile storage technologies. Different storage technologies, such as NAND and NOR flash memory, masked ROM, and electromechanical Ad ...
https://www.eeworm.com/dl/663/416926.html
VHDL/FPGA/Verilog
Stereo-Vision circuit description, Aug 2002, Ahmad Darabiha This design contains four top level ci
Stereo-Vision circuit description, Aug 2002,
Ahmad Darabiha
This design contains four top level circuits: sv_chip0.vhd, sv_chip1.vhd, sv_chip2.vhd and
sv_chip3.vhd each of them built by one Virtex2000E fpga chip. This design is hierarchical and the
sub-circuits can be used as sma ...
https://www.eeworm.com/dl/542/423327.html
其他书籍
Advanced ASIC Chip Synthesis Using Synopsys Design Compiler. This second edition of this book descr
Advanced ASIC Chip Synthesis Using Synopsys Design Compiler. This second edition of this book describes the advanced concepts and
techniques used towards ASIC chip synthesis, physical synthesis, formal
verification and static timing analysis, using the Synopsys suite of tools. ...
https://www.eeworm.com/dl/648/426562.html
单片机开发
定时/计数器PWM设计要点 Timer / Counter PWM design features
定时/计数器PWM设计要点
Timer / Counter PWM design features