搜索结果

找到约 105 项符合 Implementing 的查询结果

其他书籍 This book is a hands-on introduction to the principles and practice of embedded system design usin

This book is a hands-on introduction to the principles and practice of embedded system design using the PIC microcontroller. Packed with helpful examples and illustrations, it gives an in-depth treatment of microcontroller design, programming in both assembly language and C, and features advance ...
https://www.eeworm.com/dl/542/224601.html
下载: 37
查看: 1083

其他书籍 Testbenches have become an integral part of the design process, enabling you to verify that your HDL

Testbenches have become an integral part of the design process, enabling you to verify that your HDL model is sufficiently tested before implementing your design and helping you automate the design verification process. It is essential, therefore, that you have confidence your testbench is thoroughl ...
https://www.eeworm.com/dl/542/234385.html
下载: 52
查看: 1027

Java书籍 THIS book covers the Java&#8482 Native Interface (JNI). It will be useful to you if you are interes

THIS book covers the Java&#8482 Native Interface (JNI). It will be useful to you if you are interested in any of the following: &#8226 integrating a Java application with legacy code written in languages such as C or C++ &#8226 incorporating a Java virtual machine implementation into an existing app ...
https://www.eeworm.com/dl/656/264526.html
下载: 35
查看: 1058

技术管理 This paper provides incumbent wireless Internet service providers (WISPs), new WISPs and demanding

This paper provides incumbent wireless Internet service providers (WISPs), new WISPs and demanding new markets (such as government and education) with a technical analysis of alternatives for implementing last-mile wireless broadband services.
https://www.eeworm.com/dl/642/274089.html
下载: 128
查看: 1045

软件设计/软件工程 Testbenches have become an integral part of the design process, enabling you to verify that your HD

Testbenches have become an integral part of the design process, enabling you to verify that your HDL model is sufficiently tested before implementing your design and helping you automate the design verification process. It is essential, therefore, that you have confidence your testbench is thoroughl ...
https://www.eeworm.com/dl/684/275143.html
下载: 54
查看: 1024

DSP编程 FIR滤波器的C++实现 Below are program source listings for FIR.h and FIR.cpp, the header file and class fil

FIR滤波器的C++实现 Below are program source listings for FIR.h and FIR.cpp, the header file and class file for implementing arbitrary causal FIR filters in the Synthesis Tool Kit (STK) framework
https://www.eeworm.com/dl/516/340787.html
下载: 166
查看: 1231

其他 This specification defines the Audio Codec ‘97 (AC ‘97) Architecture and Digital Interface (AC-link)

This specification defines the Audio Codec ‘97 (AC ‘97) Architecture and Digital Interface (AC-link) specifically designed for implementing audio and modem I/O functionality in mainstream PC systems. This specification does not explicitly define the companion AC ‘97 Digital Controller component ( ...
https://www.eeworm.com/dl/534/351871.html
下载: 87
查看: 1057

Java编程 This resource is designed as a text for educational programs in advanced programming and as a refere

This resource is designed as a text for educational programs in advanced programming and as a reference for professionals implementing Web- and Internet-based applications.
https://www.eeworm.com/dl/633/352508.html
下载: 143
查看: 1040

Linux/Unix编程 Written for embedded systems programmers and engineers, as well as networking professionals, this

Written for embedded systems programmers and engineers, as well as networking professionals, this in-depth guide provides an inside look at the entire process of implementing and using the Linux TCP/IP stack in embedded systems projects.
https://www.eeworm.com/dl/619/358065.html
下载: 98
查看: 1046

VHDL/FPGA/Verilog DDR SDRAM控制器的VHDL源代码

DDR SDRAM控制器的VHDL源代码,含详细设计文档。 The DDR, DCM, and SelectI/O&#8482 features in the Virtex&#8482 -II architecture make it the perfect choice for implementing a controller of a Double Data Rate (DDR) SDRAM. The Digital Clock Manager (DCM) provides the required Delay Locked Loop (DLL), Dig ...
https://www.eeworm.com/dl/663/379154.html
下载: 47
查看: 1064